{"id":"https://openalex.org/W2080123749","doi":"https://doi.org/10.1109/tc.1972.5009042","title":"Fault-Tolerant Computers Using ``Dotted Logic'' Redundancy Techniques","display_name":"Fault-Tolerant Computers Using ``Dotted Logic'' Redundancy Techniques","publication_year":1972,"publication_date":"1972-08-01","ids":{"openalex":"https://openalex.org/W2080123749","doi":"https://doi.org/10.1109/tc.1972.5009042","mag":"2080123749"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1972.5009042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1972.5009042","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026751915","display_name":"Harvey A. Freeman","orcid":null},"institutions":[{"id":"https://openalex.org/I2800295664","display_name":"RCA (United States)","ror":"https://ror.org/010k8n340","country_code":"US","type":"company","lineage":["https://openalex.org/I2800295664"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Harvey A. Freeman","raw_affiliation_strings":["Data Communications Systems Group, RCA Corporation, Camden, NJ, USA","Data Communications Systems Group, RCA Corporation, Camden, N. J"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Data Communications Systems Group, RCA Corporation, Camden, NJ, USA","institution_ids":["https://openalex.org/I2800295664"]},{"raw_affiliation_string":"Data Communications Systems Group, RCA Corporation, Camden, N. J","institution_ids":["https://openalex.org/I2800295664"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013193494","display_name":"Gernot Metze","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]},{"id":"https://openalex.org/I183874917","display_name":"Urbana University","ror":"https://ror.org/04kp3hw27","country_code":"US","type":"education","lineage":["https://openalex.org/I183874917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gernot Metze","raw_affiliation_strings":["Coordinated Science Laboratory and the Department of Electrical Engineering, University of Illinois, Urbana, IL, USA","Coordinated Science Laboratory and the Department of Electrical Engineering, University of Illinois, Urbana, Ill. 61801"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory and the Department of Electrical Engineering, University of Illinois, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Coordinated Science Laboratory and the Department of Electrical Engineering, University of Illinois, Urbana, Ill. 61801","institution_ids":["https://openalex.org/I183874917","https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3217,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.81063801,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"C-21","issue":"8","first_page":"867","last_page":"871"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12423","display_name":"Software Reliability and Analysis Research","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8006542325019836},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.6397153735160828},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.6090642213821411},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6054803729057312},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5470413565635681},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4908629059791565},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4860954284667969},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.48205217719078064},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.44208085536956787},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4151208996772766},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.32701191306114197},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.31416910886764526},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.08195912837982178}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8006542325019836},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.6397153735160828},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.6090642213821411},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6054803729057312},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5470413565635681},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4908629059791565},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4860954284667969},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.48205217719078064},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.44208085536956787},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4151208996772766},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.32701191306114197},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31416910886764526},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.08195912837982178},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1972.5009042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1972.5009042","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1539124848","https://openalex.org/W2014091871","https://openalex.org/W2017520945","https://openalex.org/W2083063610","https://openalex.org/W2092187580","https://openalex.org/W2133085584","https://openalex.org/W2169944656","https://openalex.org/W2497735908","https://openalex.org/W2735070287","https://openalex.org/W2796880069","https://openalex.org/W3182208082"],"related_works":["https://openalex.org/W2000379092","https://openalex.org/W2152497502","https://openalex.org/W2085138612","https://openalex.org/W2184926577","https://openalex.org/W2316937124","https://openalex.org/W3184123971","https://openalex.org/W2040421909","https://openalex.org/W2152527810","https://openalex.org/W2607556907","https://openalex.org/W4226330631"],"abstract_inverted_index":{"A":[0],"new":[1,60],"redundancy":[2,70],"technique":[3],"termed":[4],"dotted":[5,42,45,79,94],"logic":[6,37],"is":[7,56,100],"presented.":[8],"Critical":[9],"input":[10],"errors":[11,28],"are":[12,29,47,81,96],"eliminated":[13],"by":[14,31,115],"joining":[15],"together":[16],"the":[17],"output":[18],"of":[19,106],"NAND":[20],"gates":[21],"and":[22,44,49],"NOR":[23],"gates.":[24],"The":[25],"remaining":[26],"subcritical":[27],"corrected":[30],"introducing":[32],"redundant":[33],"inputs":[34],"to":[35,75,84],"each":[36],"element.":[38],"Two":[39],"different":[40],"schemes,":[41],"alternating":[43],"identical,":[46],"described":[48],"compared":[50],"with":[51],"existing":[52],"error-correcting":[53],"techniques.":[54],"It":[55],"shown":[57,101],"that":[58,102],"these":[59],"methods":[61],"have":[62],"several":[63],"advantages":[64],"over":[65],"quadded":[66],"or":[67],"triple":[68],"modular":[69],"(TMR)":[71],"networks.":[72],"In":[73],"addition":[74],"correcting":[76],"single":[77],"faults,":[78],"schemes":[80,95],"easily":[82],"extended":[83],"cover":[85],"multiple":[86],"faults.":[87],"Methods":[88],"for":[89,93],"initial":[90],"failure":[91],"determinations":[92],"proposed.":[97],"Finally,":[98],"it":[99],"a":[103],"network":[104],"consisting":[105],"complex":[107],"function":[108],"elements":[109],"can":[110],"be":[111],"made":[112],"more":[113],"reliable":[114],"dotting.":[116]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}