{"id":"https://openalex.org/W2140824755","doi":"https://doi.org/10.1109/tc.1972.5009041","title":"A New Representation for Faults in Combinational Digital Circuits","display_name":"A New Representation for Faults in Combinational Digital Circuits","publication_year":1972,"publication_date":"1972-08-01","ids":{"openalex":"https://openalex.org/W2140824755","doi":"https://doi.org/10.1109/tc.1972.5009041","mag":"2140824755"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1972.5009041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1972.5009041","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032106802","display_name":"D.R. Schertz","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]},{"id":"https://openalex.org/I24648388","display_name":"Bradley University","ror":"https://ror.org/04kmeaw70","country_code":"US","type":"education","lineage":["https://openalex.org/I24648388"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Donald R. Schertz","raw_affiliation_strings":["Department of Electrical Engineering and Electrical EngineeringTechnology, Bradley University, Peoria, IL, USA","Department of Electrical Engineering, Coordinated Science Laboratory, University of Illinois, Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Electrical EngineeringTechnology, Bradley University, Peoria, IL, USA","institution_ids":["https://openalex.org/I24648388"]},{"raw_affiliation_string":"Department of Electrical Engineering, Coordinated Science Laboratory, University of Illinois, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013193494","display_name":"Gernot Metze","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gernot Metze","raw_affiliation_strings":["Department of Electrical Engineering, Coordinated Science Laboratory, University of Illinois, Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Coordinated Science Laboratory, University of Illinois, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.0642,"has_fulltext":false,"cited_by_count":115,"citation_normalized_percentile":{"value":0.96421846,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"C-21","issue":"8","first_page":"858","last_page":"866"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.8151349425315857},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6718871593475342},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.6587586402893066},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6183592081069946},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6059194803237915},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5726032853126526},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5444137454032898},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.5407137870788574},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.5353648662567139},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.5336284041404724},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5239724516868591},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5149863362312317},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.49875402450561523},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.46001124382019043},{"id":"https://openalex.org/keywords/circuit-minimization-for-boolean-functions","display_name":"Circuit minimization for Boolean functions","score":0.4573184847831726},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.44812721014022827},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4339140057563782},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.28894418478012085},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11937525868415833},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09164214134216309}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8151349425315857},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6718871593475342},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.6587586402893066},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6183592081069946},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6059194803237915},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5726032853126526},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5444137454032898},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.5407137870788574},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.5353648662567139},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.5336284041404724},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5239724516868591},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5149863362312317},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.49875402450561523},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.46001124382019043},{"id":"https://openalex.org/C94992772","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Circuit minimization for Boolean functions","level":4,"score":0.4573184847831726},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.44812721014022827},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4339140057563782},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.28894418478012085},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11937525868415833},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09164214134216309},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1972.5009041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1972.5009041","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W657039739","https://openalex.org/W1993225874","https://openalex.org/W2017520945","https://openalex.org/W2043111827","https://openalex.org/W2079866295","https://openalex.org/W2083152404","https://openalex.org/W2089334848","https://openalex.org/W2112704929","https://openalex.org/W2140824755","https://openalex.org/W2148820836","https://openalex.org/W2594647641","https://openalex.org/W2796880069","https://openalex.org/W3134257814"],"related_works":["https://openalex.org/W2018822765","https://openalex.org/W2126951255","https://openalex.org/W1621928919","https://openalex.org/W2150974517","https://openalex.org/W4248162147","https://openalex.org/W2161696808","https://openalex.org/W2885828488","https://openalex.org/W2146663621","https://openalex.org/W1973545944","https://openalex.org/W2351620453"],"abstract_inverted_index":{"A":[0,117],"new":[1],"representation":[2,124],"for":[3,108,129],"faults":[4,64],"in":[5,82,92],"combinational":[6],"digital":[7],"circuits":[8],"is":[9,56,80,125],"presented.":[10],"Faults":[11],"that":[12,22,27,58,104],"are":[13,16,105,138],"inherently":[14],"indistinguishable":[15,88],"identified":[17],"and":[18],"combined":[19],"into":[20,33],"classes":[21,86],"form":[23],"a":[24,40,93],"geometric":[25],"structure":[26],"effectively":[28],"subdivides":[29],"the":[30,59,66,85,96,109,130],"original":[31],"circuit":[32,76,98],"fan-out-free":[34,37],"segments.":[35],"This":[36,90],"characteristic":[38],"allows":[39],"simplified":[41],"analysis":[42],"of":[43,61,68,74,84,87,95,101,111,121,132],"multiple":[44,70],"fault":[45,78,112,123],"conditions.":[46],"For":[47],"certain":[48],"circuits,":[49,54],"including":[50],"all":[51,62,69],"two-level":[52],"single-output":[53],"it":[55],"shown":[57],"detection":[60,67],"single":[63],"implies":[65],"faults.":[71,89],"The":[72],"behavior":[73],"any":[75],"under":[77],"conditions":[79],"represented":[81],"terms":[83],"results":[91],"description":[94],"faulty":[97],"by":[99],"means":[100],"Boolean":[102],"equations":[103],"readily":[106],"manipulated":[107],"purpose":[110],"simulation":[113],"or":[114],"test":[115],"generation.":[116],"connection":[118,142],"graph":[119],"interpretation":[120],"this":[122],"discussed.":[126],"Heuristic":[127],"methods":[128],"selection":[131],"efficient":[133],"tests":[134],"without":[135],"extensive":[136],"computation":[137],"derived":[139],"from":[140],"these":[141],"graphs.":[143]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}