{"id":"https://openalex.org/W1979991478","doi":"https://doi.org/10.1109/tc.1972.5008954","title":"On the Mathematical Models Characterizing Faulty Four-Phase MOS Logic Arrays","display_name":"On the Mathematical Models Characterizing Faulty Four-Phase MOS Logic Arrays","publication_year":1972,"publication_date":"1972-03-01","ids":{"openalex":"https://openalex.org/W1979991478","doi":"https://doi.org/10.1109/tc.1972.5008954","mag":"1979991478"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1972.5008954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1972.5008954","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025068466","display_name":"Hudai Dirilten","orcid":null},"institutions":[{"id":"https://openalex.org/I12315562","display_name":"Texas Tech University","ror":"https://ror.org/0405mnx93","country_code":"US","type":"education","lineage":["https://openalex.org/I12315562"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hudai Dirilten","raw_affiliation_strings":["Department of Electrical Engineering, Texas Technological College, Lubbock, TX, USA","Department of Electrical Engineering, Texas Technological College, Lubbock, Tex. 79409"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas Technological College, Lubbock, TX, USA","institution_ids":["https://openalex.org/I12315562"]},{"raw_affiliation_string":"Department of Electrical Engineering, Texas Technological College, Lubbock, Tex. 79409","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5025068466"],"corresponding_institution_ids":["https://openalex.org/I12315562"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.1936693,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"C-21","issue":"3","first_page":"301","last_page":"305"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.8748621940612793},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7100933790206909},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.6228711605072021},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5807867646217346},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.572268545627594},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5104119181632996},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4731142222881317},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.4710381329059601},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28118735551834106},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20433911681175232},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12232720851898193},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.09501716494560242},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07842335104942322},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07355192303657532}],"concepts":[{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.8748621940612793},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7100933790206909},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.6228711605072021},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5807867646217346},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.572268545627594},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5104119181632996},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4731142222881317},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.4710381329059601},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28118735551834106},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20433911681175232},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12232720851898193},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.09501716494560242},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07842335104942322},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07355192303657532},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1972.5008954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1972.5008954","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2122686783","https://openalex.org/W2159322492","https://openalex.org/W2171795575"],"related_works":["https://openalex.org/W3176564347","https://openalex.org/W3031039437","https://openalex.org/W3204184292","https://openalex.org/W1985458517","https://openalex.org/W2355833770","https://openalex.org/W3101398262","https://openalex.org/W3095877357","https://openalex.org/W10861731","https://openalex.org/W2008332083","https://openalex.org/W2588941787"],"abstract_inverted_index":{"In":[0,22],"earlier":[1],"papers":[2],"no":[3],"analysis":[4],"characterizing":[5],"faulty":[6,29,52],"four-phase":[7,46],"MOS":[8,47],"logic":[9,48],"arrays":[10,49],"due":[11,27],"to":[12,28,42],"single":[13,51],"load":[14,30,53],"and":[15,31,36,54,92,100,105],"sampling":[16,32,55,81],"transistor":[17,71,82],"faults":[18],"has":[19],"been":[20],"given.":[21],"this":[23],"note":[24],"the":[25,74],"models":[26],"transistors":[33,56],"are":[34,57],"analyzed":[35],"discussed.":[37],"Some":[38],"useful":[39],"results":[40],"leading":[41],"faster":[43],"simulation":[44,61],"of":[45,76],"with":[50,97,110],"presented.":[58],"The":[59],"computer":[60],"run":[62],"time":[63,99],"is":[64,96,109],"reduced":[65],"by":[66],"one":[67],"half":[68],"for":[69,88,101],"single-load":[70],"faults.":[72],"At":[73],"end":[75],"each":[77],"bit":[78],"a":[79],"shorted":[80],"does":[83],"not":[84],"introduce":[85],"any":[86],"error":[87],"gate":[89,102],"types":[90,103],"2":[91],"3":[93],"when":[94,107],"initialization":[95,108],"phase-4":[98],"1":[104],"4":[106],"phase-2":[111],"time.":[112]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}