{"id":"https://openalex.org/W2138671757","doi":"https://doi.org/10.1109/tc.1970.5008900","title":"Iteratively Realized Sequential Circuits","display_name":"Iteratively Realized Sequential Circuits","publication_year":1970,"publication_date":"1970-01-01","ids":{"openalex":"https://openalex.org/W2138671757","doi":"https://doi.org/10.1109/tc.1970.5008900","mag":"2138671757"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1970.5008900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1970.5008900","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103598038","display_name":"Thomas F. Arnold","orcid":null},"institutions":[{"id":"https://openalex.org/I72090969","display_name":"Nokia (United States)","ror":"https://ror.org/038km2573","country_code":"US","type":"company","lineage":["https://openalex.org/I2738502077","https://openalex.org/I72090969"]},{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thomas F. Arnold","raw_affiliation_strings":["Department of Electrical Engineering, Columbia University, New York, NY, USA","Doctoral student in the Department of Electrical Engineering, Columbia University, New York, N. Y.; Bell Telephone Laboratories, Inc., Holmdel, N. J.#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]},{"raw_affiliation_string":"Doctoral student in the Department of Electrical Engineering, Columbia University, New York, N. Y.; Bell Telephone Laboratories, Inc., Holmdel, N. J.#TAB#","institution_ids":["https://openalex.org/I72090969"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102047625","display_name":"Chung-Jen Tan","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]},{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chung-Jen Tan","raw_affiliation_strings":["Department of Electrical Engineering, Columbia University, New York, NY, USA","Research Cenlter, IBM, Corporation, Yorktown Heights, NY, USA","Department of Electrical Engineering, Columbia University, New York, N. Y.; T. J. Watson Research Center, IBM Corporation, Yorktown Heights, N. Y"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]},{"raw_affiliation_string":"Research Cenlter, IBM, Corporation, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, New York, N. Y.; T. J. Watson Research Center, IBM Corporation, Yorktown Heights, N. Y","institution_ids":["https://openalex.org/I4210114115","https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113453591","display_name":"Monroe Newborn","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Monroe M. Newborn","raw_affiliation_strings":["Department of Electrical Engineering, Columbia University, New York, NY, USA","Department of Electrical Engineering, Columbia University, New York, N.Y"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]},{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, New York, N.Y","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":9.0232,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.97810885,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"C-19","issue":"1","first_page":"54","last_page":"66"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6236598491668701},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6229746341705322},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5660534501075745},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5115381479263306},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.4779141843318939},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4271647334098816},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34412696957588196},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.33449262380599976},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09398975968360901},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08761519193649292}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6236598491668701},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6229746341705322},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5660534501075745},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5115381479263306},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.4779141843318939},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4271647334098816},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34412696957588196},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.33449262380599976},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09398975968360901},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08761519193649292},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1970.5008900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1970.5008900","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1533864913","https://openalex.org/W1994982151","https://openalex.org/W2005277028","https://openalex.org/W2006027560","https://openalex.org/W2056485443","https://openalex.org/W2131381203"],"related_works":["https://openalex.org/W4248668797","https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W3141297747","https://openalex.org/W2106889348","https://openalex.org/W2111485030","https://openalex.org/W4390345338","https://openalex.org/W96064250","https://openalex.org/W2884916459","https://openalex.org/W2169337913"],"abstract_inverted_index":{"Synthesis":[0],"techniques":[1],"are":[2,33],"presented":[3],"for":[4],"realizing":[5],"an":[6,15],"arbitrary":[7],"synchronous":[8],"flow":[9],"table":[10],"in":[11,21],"the":[12],"form":[13],"of":[14,17,27],"array":[16],"identical":[18],"modules":[19,32],"interconnected":[20],"a":[22,36],"regular":[23],"pattern.":[24],"Several":[25],"types":[26],"structures":[28,40],"and":[29,35,41],"their":[30],"corresponding":[31],"considered,":[34],"relationship":[37],"between":[38],"these":[39],"earlier":[42],"work":[43],"on":[44],"combinational":[45],"circuits":[46],"is":[47],"shown.":[48]},"counts_by_year":[{"year":2020,"cited_by_count":2}],"updated_date":"2026-07-07T14:30:12.667765","created_date":"2025-10-10T00:00:00"}