{"id":"https://openalex.org/W4416582867","doi":"https://doi.org/10.1109/tbcas.2025.3635611","title":"C2-LSM: A <i>Storm</i> -NoC Based Neuromorphic Processor for High-Accuracy Liquid State Machine With Cube-Cluster Topology","display_name":"C2-LSM: A <i>Storm</i> -NoC Based Neuromorphic Processor for High-Accuracy Liquid State Machine With Cube-Cluster Topology","publication_year":2025,"publication_date":"2025-11-24","ids":{"openalex":"https://openalex.org/W4416582867","doi":"https://doi.org/10.1109/tbcas.2025.3635611","pmid":"https://pubmed.ncbi.nlm.nih.gov/41284464"},"language":"en","primary_location":{"id":"doi:10.1109/tbcas.2025.3635611","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tbcas.2025.3635611","pdf_url":null,"source":{"id":"https://openalex.org/S80299757","display_name":"IEEE Transactions on Biomedical Circuits and Systems","issn_l":"1932-4545","issn":["1932-4545","1940-9990"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Biomedical Circuits and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","pubmed"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035510566","display_name":"Enyi Yao","orcid":"https://orcid.org/0000-0002-0019-2263"},"institutions":[{"id":"https://openalex.org/I90610280","display_name":"South China University of Technology","ror":"https://ror.org/0530pts50","country_code":"CN","type":"education","lineage":["https://openalex.org/I90610280"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Enyi Yao","raw_affiliation_strings":["School of Microelectronics, South China University of Technology, Guangzhou, China","School of Microelectronics, South China University of Technology, GuangzhouChina"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, South China University of Technology, Guangzhou, China","institution_ids":["https://openalex.org/I90610280"]},{"raw_affiliation_string":"School of Microelectronics, South China University of Technology, GuangzhouChina","institution_ids":["https://openalex.org/I90610280"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101882830","display_name":"Zhibin Luo","orcid":"https://orcid.org/0000-0003-2105-5150"},"institutions":[{"id":"https://openalex.org/I90610280","display_name":"South China University of Technology","ror":"https://ror.org/0530pts50","country_code":"CN","type":"education","lineage":["https://openalex.org/I90610280"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhibin Luo","raw_affiliation_strings":["School of Microelectronics, South China University of Technology, Guangzhou, China","School of Microelectronics, South China University of Technology, GuangzhouChina"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, South China University of Technology, Guangzhou, China","institution_ids":["https://openalex.org/I90610280"]},{"raw_affiliation_string":"School of Microelectronics, South China University of Technology, GuangzhouChina","institution_ids":["https://openalex.org/I90610280"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101528236","display_name":"Zhiyang Wu","orcid":"https://orcid.org/0000-0003-0374-2993"},"institutions":[{"id":"https://openalex.org/I90610280","display_name":"South China University of Technology","ror":"https://ror.org/0530pts50","country_code":"CN","type":"education","lineage":["https://openalex.org/I90610280"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zongfan Wu","raw_affiliation_strings":["School of Microelectronics, South China University of Technology, Guangzhou, China","School of Microelectronics, South China University of Technology, GuangzhouChina"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, South China University of Technology, Guangzhou, China","institution_ids":["https://openalex.org/I90610280"]},{"raw_affiliation_string":"School of Microelectronics, South China University of Technology, GuangzhouChina","institution_ids":["https://openalex.org/I90610280"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103244554","display_name":"Dong Jiang","orcid":"https://orcid.org/0000-0001-5833-241X"},"institutions":[{"id":"https://openalex.org/I90610280","display_name":"South China University of Technology","ror":"https://ror.org/0530pts50","country_code":"CN","type":"education","lineage":["https://openalex.org/I90610280"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dong Jiang","raw_affiliation_strings":["School of Microelectronics, South China University of Technology, Guangzhou, China","School of Microelectronics, South China University of Technology, GuangzhouChina"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, South China University of Technology, Guangzhou, China","institution_ids":["https://openalex.org/I90610280"]},{"raw_affiliation_string":"School of Microelectronics, South China University of Technology, GuangzhouChina","institution_ids":["https://openalex.org/I90610280"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000540485","display_name":"Xin Wu","orcid":"https://orcid.org/0000-0002-7179-371X"},"institutions":[{"id":"https://openalex.org/I90610280","display_name":"South China University of Technology","ror":"https://ror.org/0530pts50","country_code":"CN","type":"education","lineage":["https://openalex.org/I90610280"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xin Wu","raw_affiliation_strings":["School of Microelectronics, South China University of Technology, Guangzhou, China","School of Microelectronics, South China University of Technology, GuangzhouChina"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, South China University of Technology, Guangzhou, China","institution_ids":["https://openalex.org/I90610280"]},{"raw_affiliation_string":"School of Microelectronics, South China University of Technology, GuangzhouChina","institution_ids":["https://openalex.org/I90610280"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081527767","display_name":"Yongkui Yang","orcid":"https://orcid.org/0000-0003-1159-3115"},"institutions":[{"id":"https://openalex.org/I4210145761","display_name":"Shenzhen Institutes of Advanced Technology","ror":"https://ror.org/04gh4er46","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210145761"]},{"id":"https://openalex.org/I90610280","display_name":"South China University of Technology","ror":"https://ror.org/0530pts50","country_code":"CN","type":"education","lineage":["https://openalex.org/I90610280"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongkui Yang","raw_affiliation_strings":["Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences, Shenzhen, China","School of Microelectronics, South China University of Technology, GuangzhouChina"],"affiliations":[{"raw_affiliation_string":"Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences, Shenzhen, China","institution_ids":["https://openalex.org/I4210145761"]},{"raw_affiliation_string":"School of Microelectronics, South China University of Technology, GuangzhouChina","institution_ids":["https://openalex.org/I90610280"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5035510566"],"corresponding_institution_ids":["https://openalex.org/I90610280"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19327507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":"2","first_page":"268","last_page":"281"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9520000219345093,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9520000219345093,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.032099999487400055,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.00800000037997961,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.9332000017166138},{"id":"https://openalex.org/keywords/mnist-database","display_name":"MNIST database","score":0.8654999732971191},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6621999740600586},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.6474000215530396},{"id":"https://openalex.org/keywords/reservoir-computing","display_name":"Reservoir computing","score":0.642300009727478},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5430999994277954},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5347999930381775},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4625999927520752},{"id":"https://openalex.org/keywords/spike","display_name":"Spike (software development)","score":0.44620001316070557}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.9332000017166138},{"id":"https://openalex.org/C190502265","wikidata":"https://www.wikidata.org/wiki/Q17069496","display_name":"MNIST database","level":3,"score":0.8654999732971191},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7598000168800354},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6621999740600586},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.6474000215530396},{"id":"https://openalex.org/C135796866","wikidata":"https://www.wikidata.org/wiki/Q7315328","display_name":"Reservoir computing","level":4,"score":0.642300009727478},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5430999994277954},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5347999930381775},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4738999903202057},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4625999927520752},{"id":"https://openalex.org/C2781390188","wikidata":"https://www.wikidata.org/wiki/Q25203449","display_name":"Spike (software development)","level":2,"score":0.44620001316070557},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.41110000014305115},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.40540000796318054},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.3873000144958496},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.3833000063896179},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37869998812675476},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.375},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.36959999799728394},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.36899998784065247},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.36800000071525574},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.36739999055862427},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.365200012922287},{"id":"https://openalex.org/C21922175","wikidata":"https://www.wikidata.org/wiki/Q3105497","display_name":"Gigabit","level":2,"score":0.3589000105857849},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3521000146865845},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.3483999967575073},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3352999985218048},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.3294000029563904},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32170000672340393},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3043999969959259},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2912999987602234},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.260699987411499},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.25870001316070557},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.257099986076355}],"mesh":[{"descriptor_ui":"D000200","descriptor_name":"Action Potentials","qualifier_ui":"Q000502","qualifier_name":"physiology","is_major_topic":false},{"descriptor_ui":"D000200","descriptor_name":"Action Potentials","qualifier_ui":"Q000502","qualifier_name":"physiology","is_major_topic":false},{"descriptor_ui":"D000200","descriptor_name":"Action Potentials","qualifier_ui":"Q000502","qualifier_name":"physiology","is_major_topic":false},{"descriptor_ui":"D000465","descriptor_name":"Algorithms","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false},{"descriptor_ui":"D000465","descriptor_name":"Algorithms","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false},{"descriptor_ui":"D000465","descriptor_name":"Algorithms","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false},{"descriptor_ui":"D006801","descriptor_name":"Humans","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false},{"descriptor_ui":"D006801","descriptor_name":"Humans","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false},{"descriptor_ui":"D006801","descriptor_name":"Humans","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false},{"descriptor_ui":"D009474","descriptor_name":"Neurons","qualifier_ui":"Q000502","qualifier_name":"physiology","is_major_topic":false},{"descriptor_ui":"D009474","descriptor_name":"Neurons","qualifier_ui":"Q000502","qualifier_name":"physiology","is_major_topic":false},{"descriptor_ui":"D009474","descriptor_name":"Neurons","qualifier_ui":"Q000502","qualifier_name":"physiology","is_major_topic":false},{"descriptor_ui":"D012815","descriptor_name":"Signal Processing, Computer-Assisted","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false},{"descriptor_ui":"D012815","descriptor_name":"Signal Processing, Computer-Assisted","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false},{"descriptor_ui":"D012815","descriptor_name":"Signal Processing, Computer-Assisted","qualifier_ui":null,"qualifier_name":null,"is_major_topic":false},{"descriptor_ui":"D016571","descriptor_name":"Neural Networks, Computer","qualifier_ui":null,"qualifier_name":null,"is_major_topic":true},{"descriptor_ui":"D016571","descriptor_name":"Neural Networks, Computer","qualifier_ui":null,"qualifier_name":null,"is_major_topic":true},{"descriptor_ui":"D016571","descriptor_name":"Neural Networks, Computer","qualifier_ui":null,"qualifier_name":null,"is_major_topic":true}],"locations_count":2,"locations":[{"id":"doi:10.1109/tbcas.2025.3635611","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tbcas.2025.3635611","pdf_url":null,"source":{"id":"https://openalex.org/S80299757","display_name":"IEEE Transactions on Biomedical Circuits and Systems","issn_l":"1932-4545","issn":["1932-4545","1940-9990"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Biomedical Circuits and Systems","raw_type":"journal-article"},{"id":"pmid:41284464","is_oa":false,"landing_page_url":"https://pubmed.ncbi.nlm.nih.gov/41284464","pdf_url":null,"source":{"id":"https://openalex.org/S4306525036","display_name":"PubMed","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1299303238","host_organization_name":"National Institutes of Health","host_organization_lineage":["https://openalex.org/I1299303238"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE transactions on biomedical circuits and systems","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"The":[0],"liquid":[1],"state":[2],"machine":[3],"(LSM),":[4],"a":[5,29,58,68,92,98,102,173,181],"reservoir":[6,60,82,116],"computing":[7],"variant":[8],"of":[9,52,81,94,138,169,176,185],"spiking":[10],"neural":[11],"networks":[12],"(SNNs),":[13],"has":[14],"been":[15],"widely":[16],"adopted":[17],"for":[18],"its":[19],"low":[20],"training":[21],"complexity.":[22],"In":[23],"this":[24],"work,":[25],"we":[26,56],"propose":[27],"C2-LSM,":[28],"neuromorphic":[30,154],"processor":[31,77],"designed":[32],"through":[33],"algorithm-hardware":[34],"co-design":[35],"to":[36,108],"achieve":[37],"high":[38,88,182],"accuracy":[39,90],"across":[40,91,156],"diverse":[41],"tasks.":[42,96,159],"At":[43],"the":[44,49,53,74,110,161],"algorithm":[45,105],"level,":[46],"inspired":[47],"by":[48],"\"small-world\"":[50],"structure":[51],"biological":[54],"brain,":[55],"introduce":[57],"novel":[59],"layer":[61],"in":[62],"which":[63],"neurons":[64],"are":[65],"interconnected":[66],"using":[67],"cube-cluster":[69],"topology.":[70],"For":[71,160],"hardware":[72],"implementation,":[73],"customized":[75],"C2-LSM":[76,118],"supports":[78],"runtime":[79],"configurability":[80],"size":[83],"and":[84,141,146,172],"connection":[85],"sparsity,":[86],"enabling":[87],"classification":[89],"range":[93],"spatiotemporal":[95],"Additionally,":[97],"Network-on-Chip":[99],"(NoC)":[100],"with":[101,180],"Storm":[103],"routing":[104],"is":[106,119],"developed":[107],"improve":[109],"spike":[111],"event":[112],"transmission":[113],"throughput":[114],"among":[115],"neurons.":[117],"implemented":[120],"on":[121,143],"an":[122,166],"AMD":[123],"Virtex":[124],"UltraScale+":[125],"VCU129":[126],"FPGA":[127],"running":[128],"at":[129],"250":[130],"MHz.":[131],"With":[132],"on-chip":[133],"learning,":[134],"it":[135,164],"achieves":[136,165],"accuracies":[137],"98.02%,":[139],"94.26%,":[140],"93.00%":[142],"MNIST,":[144],"N-MNIST,":[145],"FSDD":[147],"datasets,":[148],"respectively,":[149],"outperforming":[150],"recently":[151],"benchmarked":[152],"LSM":[153],"processors":[155],"all":[157],"three":[158],"MNIST":[162],"task,":[163],"inference":[167],"speed":[168,175],"1155":[170],"FPS":[171],"learning":[174],"1154":[177],"FPS,":[178],"along":[179],"power":[183],"efficiency":[184],"103":[186],"GSOPS/W.":[187]},"counts_by_year":[],"updated_date":"2026-03-31T07:56:22.981413","created_date":"2025-11-25T00:00:00"}