{"id":"https://openalex.org/W2785638992","doi":"https://doi.org/10.1109/tase.2017.8285629","title":"Assembly program verification for multiprocessors with relaxed memory model using SMT solver","display_name":"Assembly program verification for multiprocessors with relaxed memory model using SMT solver","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2785638992","doi":"https://doi.org/10.1109/tase.2017.8285629","mag":"2785638992"},"language":"en","primary_location":{"id":"doi:10.1109/tase.2017.8285629","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tase.2017.8285629","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on Theoretical Aspects of Software Engineering (TASE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026267617","display_name":"Pattaravut Maleehuan","orcid":null},"institutions":[{"id":"https://openalex.org/I177738480","display_name":"Japan Advanced Institute of Science and Technology","ror":"https://ror.org/03frj4r98","country_code":"JP","type":"education","lineage":["https://openalex.org/I177738480"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Pattaravut Maleehuan","raw_affiliation_strings":["Japan Advanced Institute of Science and Technology, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Japan Advanced Institute of Science and Technology, Japan","institution_ids":["https://openalex.org/I177738480"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039623711","display_name":"Yuki Chiba","orcid":"https://orcid.org/0000-0002-6207-1619"},"institutions":[{"id":"https://openalex.org/I177738480","display_name":"Japan Advanced Institute of Science and Technology","ror":"https://ror.org/03frj4r98","country_code":"JP","type":"education","lineage":["https://openalex.org/I177738480"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuki Chiba","raw_affiliation_strings":["Japan Advanced Institute of Science and Technology, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Japan Advanced Institute of Science and Technology, Japan","institution_ids":["https://openalex.org/I177738480"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068781921","display_name":"Toshiaki Aoki","orcid":"https://orcid.org/0000-0002-1209-6375"},"institutions":[{"id":"https://openalex.org/I177738480","display_name":"Japan Advanced Institute of Science and Technology","ror":"https://ror.org/03frj4r98","country_code":"JP","type":"education","lineage":["https://openalex.org/I177738480"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshiaki Aoki","raw_affiliation_strings":["Japan Advanced Institute of Science and Technology, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Japan Advanced Institute of Science and Technology, Japan","institution_ids":["https://openalex.org/I177738480"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177738480"],"apc_list":null,"apc_paid":null,"fwci":0.1902,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.43057722,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"18","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8853594064712524},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7548527121543884},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.627498984336853},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6187795400619507},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.6150715947151184},{"id":"https://openalex.org/keywords/satisfiability-modulo-theories","display_name":"Satisfiability modulo theories","score":0.5353124141693115},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.4760182499885559},{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.46175384521484375},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.41237324476242065}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8853594064712524},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7548527121543884},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.627498984336853},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6187795400619507},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.6150715947151184},{"id":"https://openalex.org/C164155591","wikidata":"https://www.wikidata.org/wiki/Q2067766","display_name":"Satisfiability modulo theories","level":2,"score":0.5353124141693115},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.4760182499885559},{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.46175384521484375},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.41237324476242065}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tase.2017.8285629","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tase.2017.8285629","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on Theoretical Aspects of Software Engineering (TASE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.7099999785423279,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1525350307","https://openalex.org/W1552694545","https://openalex.org/W1602156367","https://openalex.org/W1738788207","https://openalex.org/W1857467995","https://openalex.org/W1966625814","https://openalex.org/W2036316394","https://openalex.org/W2051016152","https://openalex.org/W2054739713","https://openalex.org/W2066615989","https://openalex.org/W2076933173","https://openalex.org/W2098643127","https://openalex.org/W2100399943","https://openalex.org/W2137296754","https://openalex.org/W2152390090","https://openalex.org/W2160781056","https://openalex.org/W2163482209","https://openalex.org/W2353662026","https://openalex.org/W2466104094","https://openalex.org/W2534587298","https://openalex.org/W3004250778","https://openalex.org/W3161127208","https://openalex.org/W6637921056"],"related_works":["https://openalex.org/W4318620547","https://openalex.org/W4317827391","https://openalex.org/W40577698","https://openalex.org/W3208525900","https://openalex.org/W1839004754","https://openalex.org/W2188013756","https://openalex.org/W2497938157","https://openalex.org/W4233212676","https://openalex.org/W184932080","https://openalex.org/W934691044"],"abstract_inverted_index":{"A":[0],"relaxed":[1,30],"memory":[2,7,31,151],"model":[3],"allows":[4],"reordering":[5],"of":[6,25,75,96,122],"accesses,":[8],"which":[9,39,62,82,99],"can":[10,83,107,139],"violate":[11],"program":[12,48,60,97,132],"correctness":[13],"in":[14,104],"multiprocessors.":[15],"This":[16],"paper":[17],"presents":[18],"an":[19,56,85,127],"approach":[20],"to":[21,78,118],"verifying":[22],"a":[23,29,80],"list":[24,121],"assembly":[26,123,141],"programs":[27,34,124,142],"under":[28,146],"model.":[32],"Assembly":[33],"are":[35,52],"considered":[36],"for":[37,54,92,143],"abstractions,":[38],"capture":[40],"essential":[41,102],"information":[42],"that":[43,58,71,129],"affects":[44],"the":[45,73,94,101,111,120,131,137],"correctness.":[46],"For":[47],"verification,":[49],"SMT":[50],"solvers":[51],"adopted":[53],"finding":[55],"execution":[57,128],"violates":[59,130],"property,":[61],"is":[63,90],"defined":[64],"by":[65,110],"assertions.":[66,133],"The":[67],"solver":[68],"takes":[69],"constraints":[70,95],"represent":[72],"violation":[74],"assertion":[76],"conditions":[77],"find":[79,126],"valuation":[81],"construct":[84],"execution.":[86],"An":[87,113],"encoding":[88],"method":[89],"presented":[91],"constructing":[93],"behavior,":[98],"classifies":[100],"behaviors":[103],"multiprocessors":[105],"and":[106,125,149],"be":[108],"used":[109],"solvers.":[112],"automated":[114],"tool":[115,138],"was":[116],"developed":[117],"abstract":[119],"Experiment":[134],"results":[135],"show":[136],"verify":[140],"SPARC":[144],"architecture":[145],"SC,":[147],"TSO,":[148],"PSO":[150],"models.":[152]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}