{"id":"https://openalex.org/W4365131006","doi":"https://doi.org/10.1109/taes.2023.3266314","title":"Integration of a Real-Time CCSDS 410.0-B-32 Error-Correction Decoder on FPGA-Based RISC-V SoCs Using RISC-V Vector Extension","display_name":"Integration of a Real-Time CCSDS 410.0-B-32 Error-Correction Decoder on FPGA-Based RISC-V SoCs Using RISC-V Vector Extension","publication_year":2023,"publication_date":"2023-01-01","ids":{"openalex":"https://openalex.org/W4365131006","doi":"https://doi.org/10.1109/taes.2023.3266314"},"language":"en","primary_location":{"id":"doi:10.1109/taes.2023.3266314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/taes.2023.3266314","pdf_url":null,"source":{"id":"https://openalex.org/S193624734","display_name":"IEEE Transactions on Aerospace and Electronic Systems","issn_l":"0018-9251","issn":["0018-9251","1557-9603","2371-9877"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Aerospace and Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064096932","display_name":"Yao-Ming Kuo","orcid":"https://orcid.org/0000-0001-9752-6073"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yao-Ming Kuo","raw_affiliation_strings":["Monolithic Power Systems (MPS), Barcelona, Spain"],"raw_orcid":"https://orcid.org/0000-0001-9752-6073","affiliations":[{"raw_affiliation_string":"Monolithic Power Systems (MPS), Barcelona, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014330907","display_name":"Mark F. Flanagan","orcid":"https://orcid.org/0000-0001-6552-7020"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Mark F. Flanagan","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland"],"raw_orcid":"https://orcid.org/0000-0001-6552-7020","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088891897","display_name":"Francisco Garc\u00eda-Herrero","orcid":"https://orcid.org/0000-0001-6719-9681"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Francisco Garcia-Herrero","raw_affiliation_strings":["Department of Computer Architecture and Automatics, Complutense University of Madrid, Madrid, Spain"],"raw_orcid":"https://orcid.org/0000-0001-6719-9681","affiliations":[{"raw_affiliation_string":"Department of Computer Architecture and Automatics, Complutense University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074611037","display_name":"O. Ruano","orcid":"https://orcid.org/0000-0001-8275-1745"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"\u00d5scar Ruano","raw_affiliation_strings":["Department of Computer Architecture and Automatics, Complutense University of Madrid, Madrid, Spain"],"raw_orcid":"https://orcid.org/0000-0001-8275-1745","affiliations":[{"raw_affiliation_string":"Department of Computer Architecture and Automatics, Complutense University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044495372","display_name":"Juan Antonio Maestro","orcid":"https://orcid.org/0000-0001-7133-9026"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Antonio Maestro","raw_affiliation_strings":["Department of Computer Architecture and Automatics, Complutense University of Madrid, Madrid, Spain"],"raw_orcid":"https://orcid.org/0000-0001-7133-9026","affiliations":[{"raw_affiliation_string":"Department of Computer Architecture and Automatics, Complutense University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0528,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.77030715,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12042","display_name":"Satellite Communication Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bch-code","display_name":"BCH code","score":0.7574084997177124},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7341431379318237},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7100555300712585},{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.6842652559280396},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6550746560096741},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5294192433357239},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5071046352386475},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.49378618597984314},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42652127146720886},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39594340324401855},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38582542538642883},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.30393779277801514},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23651862144470215},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.12477543950080872},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0914280116558075}],"concepts":[{"id":"https://openalex.org/C42276685","wikidata":"https://www.wikidata.org/wiki/Q795705","display_name":"BCH code","level":3,"score":0.7574084997177124},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7341431379318237},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7100555300712585},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.6842652559280396},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6550746560096741},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5294192433357239},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5071046352386475},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.49378618597984314},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42652127146720886},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39594340324401855},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38582542538642883},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.30393779277801514},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23651862144470215},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.12477543950080872},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0914280116558075}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/taes.2023.3266314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/taes.2023.3266314","pdf_url":null,"source":{"id":"https://openalex.org/S193624734","display_name":"IEEE Transactions on Aerospace and Electronic Systems","issn_l":"0018-9251","issn":["0018-9251","1557-9603","2371-9877"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Aerospace and Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8100000023841858,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1982494612","https://openalex.org/W1996934914","https://openalex.org/W2046073577","https://openalex.org/W2052826662","https://openalex.org/W2074655127","https://openalex.org/W2157702143","https://openalex.org/W2559930489","https://openalex.org/W2732096217","https://openalex.org/W2743047255","https://openalex.org/W2936567838","https://openalex.org/W2944339534","https://openalex.org/W2946899908","https://openalex.org/W2950330245","https://openalex.org/W2963255460","https://openalex.org/W2971478958","https://openalex.org/W2994193159","https://openalex.org/W3016085798","https://openalex.org/W3046320443","https://openalex.org/W3081478627","https://openalex.org/W3090225637","https://openalex.org/W3093786062","https://openalex.org/W3096544634","https://openalex.org/W3104461028","https://openalex.org/W3112680140","https://openalex.org/W3124479229","https://openalex.org/W3158437845","https://openalex.org/W3179312164","https://openalex.org/W3183374399","https://openalex.org/W3203657088","https://openalex.org/W3211431797","https://openalex.org/W3213547738","https://openalex.org/W3214489903","https://openalex.org/W3217471642","https://openalex.org/W4225697266","https://openalex.org/W4285207860","https://openalex.org/W4285281503","https://openalex.org/W6798152908","https://openalex.org/W6987144925"],"related_works":["https://openalex.org/W2577537206","https://openalex.org/W2066694005","https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W2993622674","https://openalex.org/W1833044483"],"abstract_inverted_index":{"The":[0,69,124],"Consultative":[1],"Committee":[2],"for":[3,53,79,149],"Space":[4],"Data":[5],"Systems":[6],"(CCSDS)":[7],"recommends":[8],"the":[9,23,48,77,86,105,121,135,150,154,162],"use":[10],"of":[11,27,50,71,126,128,144,153],"short-block":[12],"length":[13],"Bose-Chaudhuri-Hocquenghem":[14],"(BCH)":[15],"and":[16,84,108,141,164],"binary":[17],"low-density":[18,29],"parity-check":[19,30],"(LDPC)":[20],"codes.":[21],"Despite":[22],"high":[24,42],"error-correction":[25],"capacity":[26],"non-binary":[28],"(NB-LDPC)":[31],"codes,":[32],"they":[33],"have":[34],"not":[35],"yet":[36],"been":[37],"considered":[38],"due":[39],"to":[40,75,96],"their":[41],"decoding":[43,92,156],"complexity.":[44],"In":[45,102],"this":[46,72,103],"paper,":[47],"feasibility":[49],"NB-LDPC":[51,130],"coding":[52],"space":[54],"telecommand":[55,166],"link":[56],"applications":[57],"using":[58,134],"a":[59,64,80,129,142],"RISC-V":[60,136],"soft-core":[61],"processor":[62,89],"plus":[63],"vector":[65,137],"co-processor":[66],"is":[67,74,139,147,159],"demonstrated.":[68],"purpose":[70],"work":[73],"avoid":[76],"need":[78],"dedicated":[81],"decoder":[82,131],"hardware,":[83],"thus":[85],"customized":[87],"general-purpose":[88],"which":[90,158],"performs":[91],"can":[93,111,117],"be":[94,112,118],"reconfigured":[95],"perform":[97],"other":[98],"important":[99],"on-board":[100,122],"tasks.":[101],"way,":[104],"logic":[106],"utilization":[107],"power":[109],"consumption":[110],"reduced":[113],"since":[114],"more":[115],"functionalities":[116],"assumed":[119],"by":[120,169],"processor.":[123],"method":[125],"acceleration":[127],"over":[132],"GF(16)":[133],"extension":[138],"demonstrated,":[140],"throughput":[143],"8.48":[145],"kbps":[146],"achieved":[148],"Forward-Backward":[151],"implementation":[152],"min-max":[155],"algorithm,":[157],"compatible":[160],"with":[161],"low-rate":[163],"mid-rate":[165],"systems":[167],"recommended":[168],"CCSDS.":[170]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}