{"id":"https://openalex.org/W3124590733","doi":"https://doi.org/10.1109/taes.2021.3054070","title":"Clustered Error Resilient SRAM-Based Reconfigurable Computing Platform","display_name":"Clustered Error Resilient SRAM-Based Reconfigurable Computing Platform","publication_year":2021,"publication_date":"2021-01-25","ids":{"openalex":"https://openalex.org/W3124590733","doi":"https://doi.org/10.1109/taes.2021.3054070","mag":"3124590733"},"language":"en","primary_location":{"id":"doi:10.1109/taes.2021.3054070","is_oa":false,"landing_page_url":"https://doi.org/10.1109/taes.2021.3054070","pdf_url":null,"source":{"id":"https://openalex.org/S193624734","display_name":"IEEE Transactions on Aerospace and Electronic Systems","issn_l":"0018-9251","issn":["0018-9251","1557-9603","2371-9877"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Aerospace and Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101436820","display_name":"Swagata Mandal","orcid":"https://orcid.org/0000-0002-0534-3083"},"institutions":[{"id":"https://openalex.org/I4210098857","display_name":"Government of Himachal Pradesh","ror":"https://ror.org/013bmyp84","country_code":"IN","type":"government","lineage":["https://openalex.org/I4210098857"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Swagata Mandal","raw_affiliation_strings":["Jalpaiguri Government Engineering College, Jalpaiguri, India"],"affiliations":[{"raw_affiliation_string":"Jalpaiguri Government Engineering College, Jalpaiguri, India","institution_ids":["https://openalex.org/I4210098857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043543748","display_name":"Amlan Chakrabarti","orcid":"https://orcid.org/0000-0003-4380-3172"},"institutions":[{"id":"https://openalex.org/I106542073","display_name":"University of Calcutta","ror":"https://ror.org/01e7v7w47","country_code":"IN","type":"education","lineage":["https://openalex.org/I106542073"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amlan Chakrabarti","raw_affiliation_strings":["University of Calcutta, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"University of Calcutta, Kolkata, India","institution_ids":["https://openalex.org/I106542073"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010439079","display_name":"B. Srinivasu","orcid":"https://orcid.org/0000-0003-0974-8245"},"institutions":[{"id":"https://openalex.org/I9579091","display_name":"Indian Institute of Technology Mandi","ror":"https://ror.org/05r9r2f34","country_code":"IN","type":"education","lineage":["https://openalex.org/I9579091"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Srinivasu Bodapati","raw_affiliation_strings":["Indian Institute of Technology, Mandi, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Mandi, India","institution_ids":["https://openalex.org/I9579091"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101436820"],"corresponding_institution_ids":["https://openalex.org/I4210098857"],"apc_list":null,"apc_paid":null,"fwci":0.2005,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.47842932,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"57","issue":"3","first_page":"1768","last_page":"1779"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7037802934646606},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.6829075813293457},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6630901098251343},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6541649699211121},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6096539497375488},{"id":"https://openalex.org/keywords/hamming-code","display_name":"Hamming code","score":0.5880574584007263},{"id":"https://openalex.org/keywords/burst-error","display_name":"Burst error","score":0.558012068271637},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.5192908644676208},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5183723568916321},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.4484342932701111},{"id":"https://openalex.org/keywords/residual","display_name":"Residual","score":0.4261527359485626},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.41613495349884033},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4072820544242859},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3586515784263611},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33661019802093506},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24161484837532043},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14006507396697998},{"id":"https://openalex.org/keywords/block-code","display_name":"Block code","score":0.10381314158439636}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7037802934646606},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.6829075813293457},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6630901098251343},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6541649699211121},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6096539497375488},{"id":"https://openalex.org/C73150493","wikidata":"https://www.wikidata.org/wiki/Q853922","display_name":"Hamming code","level":4,"score":0.5880574584007263},{"id":"https://openalex.org/C113283315","wikidata":"https://www.wikidata.org/wiki/Q1017059","display_name":"Burst error","level":3,"score":0.558012068271637},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.5192908644676208},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5183723568916321},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.4484342932701111},{"id":"https://openalex.org/C155512373","wikidata":"https://www.wikidata.org/wiki/Q287450","display_name":"Residual","level":2,"score":0.4261527359485626},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.41613495349884033},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4072820544242859},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3586515784263611},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33661019802093506},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24161484837532043},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14006507396697998},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.10381314158439636},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/taes.2021.3054070","is_oa":false,"landing_page_url":"https://doi.org/10.1109/taes.2021.3054070","pdf_url":null,"source":{"id":"https://openalex.org/S193624734","display_name":"IEEE Transactions on Aerospace and Electronic Systems","issn_l":"0018-9251","issn":["0018-9251","1557-9603","2371-9877"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Aerospace and Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.550000011920929,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1914506599","https://openalex.org/W1976040792","https://openalex.org/W1976078972","https://openalex.org/W1995545432","https://openalex.org/W1997963400","https://openalex.org/W2004029133","https://openalex.org/W2009950553","https://openalex.org/W2041252144","https://openalex.org/W2044586990","https://openalex.org/W2047276574","https://openalex.org/W2055179427","https://openalex.org/W2059625562","https://openalex.org/W2061205755","https://openalex.org/W2082001923","https://openalex.org/W2093443836","https://openalex.org/W2103415152","https://openalex.org/W2115353412","https://openalex.org/W2118637853","https://openalex.org/W2291356006","https://openalex.org/W2475646144","https://openalex.org/W2508561024","https://openalex.org/W2749187408","https://openalex.org/W2792176866","https://openalex.org/W2802607950","https://openalex.org/W2875898617","https://openalex.org/W4285719527","https://openalex.org/W6749207047"],"related_works":["https://openalex.org/W2087635995","https://openalex.org/W4234943401","https://openalex.org/W2009140336","https://openalex.org/W2537904072","https://openalex.org/W4231862348","https://openalex.org/W2076587693","https://openalex.org/W2093839678","https://openalex.org/W2054685140","https://openalex.org/W1655266410","https://openalex.org/W1993959337"],"abstract_inverted_index":{"In":[0,148],"the":[1,20,63,94,101,142,146,180,184,218,227],"present":[2],"age":[3],"of":[4,23,42,89,96,100,105,108,138,145,183,217,232],"high-density":[5],"integrated":[6],"circuits,":[7],"radiation-induced":[8],"adjacent":[9,43,121],"multibit":[10,82],"upsets":[11],"(AMBUs)":[12],"or":[13,72],"clustered":[14,55,127,139],"errors":[15,140],"are":[16,73,88,103],"very":[17,75],"prominent":[18],"in":[19,48,62,141,179,189,230],"configuration":[21,109,143,181],"memory":[22,144,182],"static-random-access-memory-based":[24],"field-programmable":[25],"gate":[26],"array":[27],"(FPGA)":[28],"devices.":[29],"Radiated":[30],"particles":[31],"with":[32,85,166,226],"high":[33,116],"energy":[34],"and":[35,46,112,156,169,204,211,240],"low":[36,86],"momentum":[37],"may":[38,123],"damage":[39],"a":[40,106,115,154],"group":[41],"logic":[44],"cells":[45],"switches":[47],"reconfigurable":[49],"devices,":[50],"which":[51],"can":[52],"lead":[53],"to":[54,77,92,176,208],"errors.":[56],"Commonly":[57],"used":[58],"error":[59,158,198,233,236],"mitigation":[60,137,159],"techniques":[61,229],"FPGA":[64,185],"either":[65],"have":[66,152],"large":[67],"overheads,":[68],"complex":[69],"decoding":[70],"circuitry,":[71],"not":[74],"efficient":[76,81,157],"correct":[78,177],"AMBUs.":[79,97],"Hence,":[80,129],"error-correcting":[83],"codes":[84],"redundancy":[87],"utmost":[90],"need":[91],"mitigate":[93],"effect":[95],"Configuration":[98],"data":[99],"FPGAs":[102],"composed":[104],"number":[107],"frames":[110],"(CFs),":[111],"there":[113],"is":[114,133],"probability":[117],"that":[118],"multiple":[119],"physically":[120],"CFs":[122,132],"be":[124],"affected":[125],"by":[126,202],"error.":[128,242],"interleaving":[130,168],"among":[131],"quite":[134],"advantageous":[135],"for":[136],"FPGA.":[147],"this":[149],"article,":[150],"we":[151],"proposed":[153],"simple":[155],"model":[160],"combining":[161],"Hamming":[162,209],"product":[163],"code":[164,210],"(HPC)":[165],"frame":[167],"selective":[170],"bit":[171,197],"placement,":[172],"termed":[173],"as":[174],"\u201cHPCFISBP\u201d":[175],"AMBUs":[178],"without":[186],"any":[187],"modification":[188],"its":[190],"basic":[191],"architecture.":[192],"The":[193,214],"HPCFISBP":[194,219],"provides":[195],"better":[196],"rate":[199],"performance":[200,216],"nearly":[201],"20":[203],"10":[205],"dB":[206],"compared":[207],"HPC,":[212],"respectively.":[213],"enhanced":[215],"has":[220],"also":[221],"been":[222],"established":[223],"through":[224],"comparison":[225],"state-of-the-art":[228],"terms":[231],"correction":[234,237],"coverage,":[235],"time,":[238],"redundancy,":[239],"residual":[241]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}