{"id":"https://openalex.org/W2065348190","doi":"https://doi.org/10.1109/sysose.2012.6384129","title":"Embedded Concurrent Computing Architecture using FPGA","display_name":"Embedded Concurrent Computing Architecture using FPGA","publication_year":2012,"publication_date":"2012-07-01","ids":{"openalex":"https://openalex.org/W2065348190","doi":"https://doi.org/10.1109/sysose.2012.6384129","mag":"2065348190"},"language":"en","primary_location":{"id":"doi:10.1109/sysose.2012.6384129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sysose.2012.6384129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 7th International Conference on System of Systems Engineering (SoSE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027653691","display_name":"Muataz H. Salih","orcid":"https://orcid.org/0000-0002-9350-0615"},"institutions":[{"id":"https://openalex.org/I65079550","display_name":"Universiti Malaysia Perlis","ror":"https://ror.org/00xmkb790","country_code":"MY","type":"education","lineage":["https://openalex.org/I65079550"]}],"countries":["MY"],"is_corresponding":true,"raw_author_name":"Muataz H. Salih","raw_affiliation_strings":["School of Computer & Communication Eng., Universiti Malaysia Perlis, Perlis, Malaysia","School of Computer & Communication Eng., Universiti Malaysia Perlis, Malaysia"],"affiliations":[{"raw_affiliation_string":"School of Computer & Communication Eng., Universiti Malaysia Perlis, Perlis, Malaysia","institution_ids":["https://openalex.org/I65079550"]},{"raw_affiliation_string":"School of Computer & Communication Eng., Universiti Malaysia Perlis, Malaysia","institution_ids":["https://openalex.org/I65079550"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100348176","display_name":"R. Badlishah Ahmad","orcid":"https://orcid.org/0000-0002-4862-2728"},"institutions":[{"id":"https://openalex.org/I65079550","display_name":"Universiti Malaysia Perlis","ror":"https://ror.org/00xmkb790","country_code":"MY","type":"education","lineage":["https://openalex.org/I65079550"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"R. Badlishah Ahmad","raw_affiliation_strings":["School of Computer & Communication Eng., Universiti Malaysia Perlis, Perlis, Malaysia","School of Computer & Communication Eng., Universiti Malaysia Perlis, Malaysia"],"affiliations":[{"raw_affiliation_string":"School of Computer & Communication Eng., Universiti Malaysia Perlis, Perlis, Malaysia","institution_ids":["https://openalex.org/I65079550"]},{"raw_affiliation_string":"School of Computer & Communication Eng., Universiti Malaysia Perlis, Malaysia","institution_ids":["https://openalex.org/I65079550"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081589852","display_name":"Abid Yahya","orcid":"https://orcid.org/0000-0003-3741-8315"},"institutions":[{"id":"https://openalex.org/I65079550","display_name":"Universiti Malaysia Perlis","ror":"https://ror.org/00xmkb790","country_code":"MY","type":"education","lineage":["https://openalex.org/I65079550"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Abid Yahya","raw_affiliation_strings":["School of Computer & Communication Eng., Universiti Malaysia Perlis, Perlis, Malaysia","School of Computer & Communication Eng., Universiti Malaysia Perlis, Malaysia"],"affiliations":[{"raw_affiliation_string":"School of Computer & Communication Eng., Universiti Malaysia Perlis, Perlis, Malaysia","institution_ids":["https://openalex.org/I65079550"]},{"raw_affiliation_string":"School of Computer & Communication Eng., Universiti Malaysia Perlis, Malaysia","institution_ids":["https://openalex.org/I65079550"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052376469","display_name":"Mohd Rizal Arshad","orcid":"https://orcid.org/0000-0003-1993-093X"},"institutions":[{"id":"https://openalex.org/I139322472","display_name":"Universiti Sains Malaysia","ror":"https://ror.org/02rgb2k63","country_code":"MY","type":"education","lineage":["https://openalex.org/I139322472"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Mohd. Rizal Arshad","raw_affiliation_strings":["School of Electrical & Electronic Eng., Universiti Sains Malaysia, Penang, Malaysia","School of Electrical and Electronic Engg., Universiti Sains Malaysia, Penang, Malaysia"],"affiliations":[{"raw_affiliation_string":"School of Electrical & Electronic Eng., Universiti Sains Malaysia, Penang, Malaysia","institution_ids":["https://openalex.org/I139322472"]},{"raw_affiliation_string":"School of Electrical and Electronic Engg., Universiti Sains Malaysia, Penang, Malaysia","institution_ids":["https://openalex.org/I139322472"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5027653691"],"corresponding_institution_ids":["https://openalex.org/I65079550"],"apc_list":null,"apc_paid":null,"fwci":0.4281,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.72097831,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"439","last_page":"444"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9833999872207642,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7992898225784302},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7309710383415222},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.6927223801612854},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5893558859825134},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5825228095054626},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.577130913734436},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49387818574905396},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3600033223628998},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19586744904518127}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7992898225784302},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7309710383415222},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.6927223801612854},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5893558859825134},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5825228095054626},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.577130913734436},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49387818574905396},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3600033223628998},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19586744904518127},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sysose.2012.6384129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sysose.2012.6384129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 7th International Conference on System of Systems Engineering (SoSE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W60204969","https://openalex.org/W568798901","https://openalex.org/W588668497","https://openalex.org/W653689936","https://openalex.org/W1516191146","https://openalex.org/W1565424532","https://openalex.org/W1574492651","https://openalex.org/W1590304067","https://openalex.org/W1597195064","https://openalex.org/W1902354325","https://openalex.org/W1978507093","https://openalex.org/W1990262300","https://openalex.org/W2097924899","https://openalex.org/W2108426281","https://openalex.org/W2140130374","https://openalex.org/W2165169657","https://openalex.org/W2494106200","https://openalex.org/W4285719527","https://openalex.org/W6639974464"],"related_works":["https://openalex.org/W2374902472","https://openalex.org/W1980880150","https://openalex.org/W2170132667","https://openalex.org/W1963782977","https://openalex.org/W1993191611","https://openalex.org/W325986762","https://openalex.org/W4248655967","https://openalex.org/W2138520521","https://openalex.org/W2338363223","https://openalex.org/W2159088946"],"abstract_inverted_index":{"Simultaneous":[0],"multithreading":[1],"by":[2,45,59,102],"use":[3,103],"of":[4,50,54,95,104,115,125,133,152],"embedded":[5],"parallel":[6],"systolic":[7],"filters":[8],"is":[9,18,33,68,119,128,144],"a":[10,48,71,131],"novel":[11],"technological":[12],"approach":[13],"to":[14,23],"achieve":[15],"multiprocessing.":[16],"It":[17],"important":[19],"for":[20,130,136],"the":[21,37,51,60,79,83,96,108,116,123,126],"designers":[22],"ensure":[24],"that":[25,28],"FPGA":[26,72,109],"chips":[27],"are":[29,75],"fully":[30],"operational.":[31],"There":[32,74],"great":[34],"emphasis":[35],"on":[36,70,82],"design":[38,127],"area,":[39],"performance,":[40],"challenges":[41],"and":[42,56,111],"opportunities":[43],"posed":[44],"multi-tasking":[46],"as":[47],"result":[49],"huge":[52],"number":[53],"inputs":[55],"outputs":[57],"required":[58],"design.":[61],"The":[62,113,140],"Embedded":[63],"Concurrent":[64],"Computing":[65],"Architecture":[66],"proposed":[67],"implemented":[69],"chip.":[73],"expected":[76],"speedups":[77],"in":[78,86,93,107],"implementation":[80,99],"based":[81],"results":[84,97],"shown":[85],"this":[87],"proposal.":[88],"Synthesis":[89],"has":[90],"been":[91],"used":[92],"gathering":[94],"with":[98,122,148],"being":[100],"achieved":[101],"low":[105],"complexities":[106],"usage":[110],"frequency.":[112],"efficiency":[114],"new":[117],"model":[118],"over":[120],"75%":[121],"performance":[124],"secured":[129],"tolerance":[132,143],"2":[134],"m":[135,138],"25":[137],"range.":[139],"Particle":[141],"filter":[142],"less":[145],"than":[146],"1m":[147],"an":[149],"operating":[150],"frequency":[151],"212":[153],"MHz":[154],"or":[155],"thereabouts.":[156]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}