{"id":"https://openalex.org/W2182799943","doi":"https://doi.org/10.1109/ssd.2015.7348095","title":"HLS based design of a mixed architecture for H.264/AVC CAVLD","display_name":"HLS based design of a mixed architecture for H.264/AVC CAVLD","publication_year":2015,"publication_date":"2015-03-01","ids":{"openalex":"https://openalex.org/W2182799943","doi":"https://doi.org/10.1109/ssd.2015.7348095","mag":"2182799943"},"language":"en","primary_location":{"id":"doi:10.1109/ssd.2015.7348095","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ssd.2015.7348095","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 12th International Multi-Conference on Systems, Signals & Devices (SSD15)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089336634","display_name":"Taheni Damak","orcid":"https://orcid.org/0000-0002-1438-352X"},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Taheni Damak","raw_affiliation_strings":["National Engineering School of Sfax, University of Sfax","LETI - Laboratoire d'\u00e9lectronique et des technologies de l'Information [Sfax] (Tunisia)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Engineering School of Sfax, University of Sfax","institution_ids":["https://openalex.org/I142899784"]},{"raw_affiliation_string":"LETI - Laboratoire d'\u00e9lectronique et des technologies de l'Information [Sfax] (Tunisia)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036919365","display_name":"S\u00e9bastien Bilavarn","orcid":"https://orcid.org/0000-0002-7492-6936"},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]},{"id":"https://openalex.org/I4210095736","display_name":"Laboratoire d'\u00c9lectronique, Antennes et T\u00e9l\u00e9communications","ror":"https://ror.org/00ah32k04","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I201841394","https://openalex.org/I4210095736","https://openalex.org/I4210095849"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Sebastien Bilavarn","raw_affiliation_strings":["University of Nice-Sophia Antipolis, Sophia Antipolis, France","LEAT - Laboratoire d'Electronique, Antennes et T\u00e9l\u00e9communications (B\u00e2timent Forum - Campus Sophi@Tech. - BP 145 930 Route des Colles 06903 Sophia Antipolis cedex - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Nice-Sophia Antipolis, Sophia Antipolis, France","institution_ids":["https://openalex.org/I201841394"]},{"raw_affiliation_string":"LEAT - Laboratoire d'Electronique, Antennes et T\u00e9l\u00e9communications (B\u00e2timent Forum - Campus Sophi@Tech. - BP 145 930 Route des Colles 06903 Sophia Antipolis cedex - France)","institution_ids":["https://openalex.org/I4210095736"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109201405","display_name":"Nouri Masmoudi","orcid":null},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Nouri Masmoudi","raw_affiliation_strings":["BP W3038 Sfax Tunisia, University of Sfax","LETI - Laboratoire d'\u00e9lectronique et des technologies de l'Information [Sfax] (Tunisia)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BP W3038 Sfax Tunisia, University of Sfax","institution_ids":["https://openalex.org/I142899784"]},{"raw_affiliation_string":"LETI - Laboratoire d'\u00e9lectronique et des technologies de l'Information [Sfax] (Tunisia)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4082,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.53829621,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"7","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.822269856929779},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7800431251525879},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6820747256278992},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6252202391624451},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6100864410400391},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5037989020347595},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.476762592792511},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4654349386692047},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.46195343136787415},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.46104902029037476},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41867905855178833},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18395081162452698}],"concepts":[{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.822269856929779},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7800431251525879},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6820747256278992},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6252202391624451},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6100864410400391},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5037989020347595},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.476762592792511},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4654349386692047},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.46195343136787415},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.46104902029037476},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41867905855178833},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18395081162452698}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ssd.2015.7348095","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ssd.2015.7348095","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 12th International Multi-Conference on Systems, Signals & Devices (SSD15)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01192789v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01192789","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ttps://ieeexplore.ieee.org/document/7348095","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W188605038","https://openalex.org/W1480394974","https://openalex.org/W1603895355","https://openalex.org/W2005445238","https://openalex.org/W2055185662","https://openalex.org/W2100336016","https://openalex.org/W2161783363","https://openalex.org/W3142867222","https://openalex.org/W6607583345","https://openalex.org/W6628722677","https://openalex.org/W6675019044"],"related_works":["https://openalex.org/W2690297627","https://openalex.org/W4383503138","https://openalex.org/W3131592046","https://openalex.org/W3214999411","https://openalex.org/W4391536292","https://openalex.org/W3170442433","https://openalex.org/W2010977501","https://openalex.org/W3012294693","https://openalex.org/W2009779270","https://openalex.org/W4383749428"],"abstract_inverted_index":{"Mixed":[0],"Hardware/Software":[1,86],"architectures":[2,129,148],"are":[3,130,149],"often":[4],"attractive":[5],"solutions":[6],"for":[7,11,85,132,166],"Embedded":[8],"System":[9],"especially":[10],"real":[12],"time":[13,45,62],"applications.":[14],"However,":[15],"when":[16],"the":[17,44,60,68,96,102,117,124,159,170],"complexity":[18],"of":[19,48,63,72,90,98,106,140],"hardware":[20,65,114],"functions":[21],"grows,":[22],"hand":[23],"coding":[24],"at":[25],"Register-Transfer":[26],"Level":[27,52],"(RTL),":[28],"which":[29],"is":[30,116],"already":[31],"low":[32],"and":[33,38,46,66,162],"error":[34],"prone,":[35],"adds":[36],"debugging":[37],"verification":[39],"overheads":[40],"that":[41,120],"impact":[42],"severely":[43],"costs":[47],"development.":[49,74],"Therefore,":[50],"High":[51],"Synthesis":[53],"(HLS)":[54],"brings":[55],"a":[56,80,107,152,163],"solution":[57],"to":[58,143],"decrease":[59],"design":[61,83],"dedicated":[64],"keep":[67],"high":[69],"abstraction":[70],"level":[71],"software":[73,144],"In":[75],"this":[76,99,133],"context":[77],"we":[78],"propose":[79],"HLS":[81],"based":[82],"flow":[84],"architecture":[87],"on":[88,101,151],"top":[89],"Catapult":[91],"C":[92],"Synthesis.":[93],"We":[94],"illustrate":[95],"effectiveness":[97],"approach":[100],"practical":[103],"implementation":[104],"example":[105],"full":[108],"H264/AVC":[109],"video":[110],"compression":[111],"decoder.":[112],"The":[113,135,146],"accelerator":[115],"CAVLD":[118],"module":[119],"takes":[121],"14%":[122],"from":[123],"decoder":[125],"execution":[126],"time.":[127],"Three":[128],"presented":[131],"module.":[134],"best":[136],"one":[137],"offers":[138],"85%":[139],"gain":[141],"compared":[142],"execution.":[145],"proposed":[147],"implemented":[150],"Xilinx":[153],"FPGA-embedded":[154],"systems":[155],"prototyping":[156],"board":[157],"considering":[158],"PowerPC":[160],"processor":[161],"PLB":[164],"bus":[165],"data":[167],"communications":[168],"with":[169],"CAVLC":[171],"accelerator.":[172]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2016-06-24T00:00:00"}