{"id":"https://openalex.org/W2011992553","doi":"https://doi.org/10.1109/ssd.2013.6564035","title":"A modular and generic router TLM model for speedup network-on-chip topology generation","display_name":"A modular and generic router TLM model for speedup network-on-chip topology generation","publication_year":2013,"publication_date":"2013-03-01","ids":{"openalex":"https://openalex.org/W2011992553","doi":"https://doi.org/10.1109/ssd.2013.6564035","mag":"2011992553"},"language":"en","primary_location":{"id":"doi:10.1109/ssd.2013.6564035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ssd.2013.6564035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th International Multi-Conferences on Systems, Signals & Devices 2013 (SSD13)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047650014","display_name":"Nourddine Abid","orcid":null},"institutions":[{"id":"https://openalex.org/I166928557","display_name":"University of Monastir","ror":"https://ror.org/00nhtcg76","country_code":"TN","type":"education","lineage":["https://openalex.org/I166928557"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Nourddine Abid","raw_affiliation_strings":["Universite de Monastir, Monastir, TN","Electron. & Microelectron. Lab., Monastir Univ., Monastir, Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universite de Monastir, Monastir, TN","institution_ids":["https://openalex.org/I166928557"]},{"raw_affiliation_string":"Electron. & Microelectron. Lab., Monastir Univ., Monastir, Tunisia","institution_ids":["https://openalex.org/I166928557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054816920","display_name":"Brahim Attia","orcid":null},"institutions":[{"id":"https://openalex.org/I166928557","display_name":"University of Monastir","ror":"https://ror.org/00nhtcg76","country_code":"TN","type":"education","lineage":["https://openalex.org/I166928557"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Brahim Attia","raw_affiliation_strings":["Electron. & Micro-Electron. Lab., Monastir Univ., Monastir, Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electron. & Micro-Electron. Lab., Monastir Univ., Monastir, Tunisia","institution_ids":["https://openalex.org/I166928557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065610454","display_name":"Abdelrim Zitouni","orcid":null},"institutions":[{"id":"https://openalex.org/I166928557","display_name":"University of Monastir","ror":"https://ror.org/00nhtcg76","country_code":"TN","type":"education","lineage":["https://openalex.org/I166928557"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Abdelrim Zitouni","raw_affiliation_strings":["Electron. & Microelectron. Lab., Monastir Univ., Monastir, Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electron. & Microelectron. Lab., Monastir Univ., Monastir, Tunisia","institution_ids":["https://openalex.org/I166928557"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113788610","display_name":"Rached Tourki","orcid":null},"institutions":[{"id":"https://openalex.org/I166928557","display_name":"University of Monastir","ror":"https://ror.org/00nhtcg76","country_code":"TN","type":"education","lineage":["https://openalex.org/I166928557"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Rached Tourki","raw_affiliation_strings":["Electron. & Microelectron. Lab., Monastir Univ., Monastir, Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electron. & Microelectron. Lab., Monastir Univ., Monastir, Tunisia","institution_ids":["https://openalex.org/I166928557"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I166928557"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.10190946,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7875145077705383},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6820302605628967},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6278328895568848},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6274251937866211},{"id":"https://openalex.org/keywords/logical-topology","display_name":"Logical topology","score":0.5377201437950134},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.520520806312561},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4665147066116333},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4485262930393219},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.41798821091651917},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.36237668991088867},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1303926706314087}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7875145077705383},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6820302605628967},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6278328895568848},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6274251937866211},{"id":"https://openalex.org/C117729477","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Logical topology","level":3,"score":0.5377201437950134},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.520520806312561},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4665147066116333},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4485262930393219},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.41798821091651917},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.36237668991088867},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1303926706314087},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ssd.2013.6564035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ssd.2013.6564035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th International Multi-Conferences on Systems, Signals & Devices 2013 (SSD13)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6800000071525574,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1527949151","https://openalex.org/W1593266071","https://openalex.org/W1964124675","https://openalex.org/W2064339350","https://openalex.org/W2074719219","https://openalex.org/W2087697930","https://openalex.org/W2098156582","https://openalex.org/W2108698513","https://openalex.org/W2113615756","https://openalex.org/W2119677480","https://openalex.org/W2122692027","https://openalex.org/W2123184444","https://openalex.org/W2129799229","https://openalex.org/W2147780001","https://openalex.org/W2151174323","https://openalex.org/W2152099665","https://openalex.org/W2162976578","https://openalex.org/W2169782229","https://openalex.org/W2481725867","https://openalex.org/W2534992321","https://openalex.org/W2540490269","https://openalex.org/W3148239352","https://openalex.org/W3169463464","https://openalex.org/W4253689356","https://openalex.org/W6631485820","https://openalex.org/W6678719198","https://openalex.org/W6683814235"],"related_works":["https://openalex.org/W4399308252","https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W1879279916","https://openalex.org/W2603824091","https://openalex.org/W1980085932","https://openalex.org/W2594964164","https://openalex.org/W2439487276","https://openalex.org/W2560886726","https://openalex.org/W2091258882"],"abstract_inverted_index":{"Networks-on-chip":[0],"represent":[1],"promising":[2],"communication":[3,97],"infrastructures":[4],"for":[5,143,155],"highly":[6],"integrated":[7],"circuits":[8],"to":[9,40,90,102,136,180],"deal":[10],"with":[11,29],"future":[12],"systems":[13],"design":[14,20,31],"challenges,":[15],"such":[16],"as":[17,64],"interconnection":[18],"difficulties,":[19],"productivity,":[21],"and":[22,36,96,177,184],"power":[23],"consumption.":[24],"Given":[25],"the":[26,30,37,42,47,53,58,92,104,152],"difficulties":[27],"associated":[28],"of":[32,49,71,78,94,110,117,121,129,151,175],"network":[33,44,50,139,186],"on":[34,140,172,187],"chip":[35,141,188],"necessary":[38],"time":[39],"validate":[41],"simulation":[43],"topology,":[45],"or":[46,159],"choice":[48],"topology":[51,74,154],"before":[52],"implementation":[54],"at":[55,107,189],"RTL":[56],"level,":[57],"Transaction-level":[59,82],"modeling":[60,85],"has":[61],"been":[62],"proposed":[63,170],"a":[65,84,115,156,182],"framework":[66],"which":[67,131],"allows":[68,148],"rapid":[69],"exploration":[70],"several":[72,127,138,166],"networks":[73],"containing":[75],"different":[76,108],"descriptions":[77],"system":[79],"components.":[80],"The":[81],"represents":[83],"technique":[86],"that":[87,124],"is":[88],"intended":[89],"separate":[91],"specification":[93],"computation":[95],"while":[98],"providing":[99],"efficient":[100],"methods":[101],"implement":[103],"various":[105],"elements":[106],"levels":[109],"abstraction.":[111],"This":[112],"paper":[113],"introduces":[114],"library":[116],"generic":[118],"TLM":[119],"models":[120,174],"router":[122,130,167],"components":[123,176],"allow":[125],"constructing":[126],"types":[128,168],"can":[132],"be":[133],"used":[134,179],"later":[135],"construct":[137],"topologies":[142],"performance":[144],"evaluation":[145],"purpose.":[146],"It":[147],"taking":[149],"decision":[150],"best":[153],"given":[157],"traffic":[158],"application":[160],"target.":[161],"To":[162],"prove":[163],"our":[164],"approach,":[165],"are":[169,178],"based":[171],"these":[173],"build":[181],"mesh":[183],"STAR-RING":[185],"transaction":[190],"level.":[191]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}