{"id":"https://openalex.org/W4206912084","doi":"https://doi.org/10.1109/ssci50451.2021.9659878","title":"Implementation of Reduced Precision Integer Epigenetic Networks in Hardware","display_name":"Implementation of Reduced Precision Integer Epigenetic Networks in Hardware","publication_year":2021,"publication_date":"2021-12-05","ids":{"openalex":"https://openalex.org/W4206912084","doi":"https://doi.org/10.1109/ssci50451.2021.9659878"},"language":"en","primary_location":{"id":"doi:10.1109/ssci50451.2021.9659878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ssci50451.2021.9659878","pdf_url":null,"source":{"id":"https://openalex.org/S4363604921","display_name":"2021 IEEE Symposium Series on Computational Intelligence (SSCI)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Symposium Series on Computational Intelligence (SSCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002564478","display_name":"Andrew Walter","orcid":"https://orcid.org/0000-0003-1538-7896"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Andrew Walter","raw_affiliation_strings":["University of York,Department of Computer Science,York,UK"],"affiliations":[{"raw_affiliation_string":"University of York,Department of Computer Science,York,UK","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034601593","display_name":"Simon J. Bale","orcid":"https://orcid.org/0000-0002-3361-5648"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Simon Bale","raw_affiliation_strings":["University of York,Department of Computer Science,York,UK"],"affiliations":[{"raw_affiliation_string":"University of York,Department of Computer Science,York,UK","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048789717","display_name":"Andy M. Tyrrell","orcid":"https://orcid.org/0000-0002-8533-2404"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Andy Tyrrell","raw_affiliation_strings":["University of York,Department of Electronic Engineering,York,UK"],"affiliations":[{"raw_affiliation_string":"University of York,Department of Electronic Engineering,York,UK","institution_ids":["https://openalex.org/I52099693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002564478"],"corresponding_institution_ids":["https://openalex.org/I52099693"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19599109,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"01","last_page":"09"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9735000133514404,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9735000133514404,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9711999893188477,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10223","display_name":"Microgrid Control and Optimization","score":0.9488000273704529,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8044657707214355},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6724497079849243},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.5435608625411987},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.541875958442688},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.48764359951019287},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.44308993220329285},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36606067419052124},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3460419774055481},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13300752639770508},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.128896564245224},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09845432639122009},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07500186562538147}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8044657707214355},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6724497079849243},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.5435608625411987},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.541875958442688},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.48764359951019287},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.44308993220329285},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36606067419052124},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3460419774055481},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13300752639770508},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.128896564245224},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09845432639122009},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07500186562538147},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ssci50451.2021.9659878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ssci50451.2021.9659878","pdf_url":null,"source":{"id":"https://openalex.org/S4363604921","display_name":"2021 IEEE Symposium Series on Computational Intelligence (SSCI)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Symposium Series on Computational Intelligence (SSCI)","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.whiterose.ac.uk:182150","is_oa":false,"landing_page_url":"https://orcid.org/0000-0002-8533-2404>","pdf_url":null,"source":{"id":"https://openalex.org/S4306400854","display_name":"White Rose Research Online (University of Leeds, The University of Sheffield, University of York)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2800616092","host_organization_name":"White Rose University Consortium","host_organization_lineage":["https://openalex.org/I2800616092"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"NonPeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.550000011920929,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310935","display_name":"University of York","ror":"https://ror.org/04m01e293"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1745502238","https://openalex.org/W1986144944","https://openalex.org/W2043102714","https://openalex.org/W2912050044"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2082487009","https://openalex.org/W2373535795","https://openalex.org/W3103262449","https://openalex.org/W3130402546"],"abstract_inverted_index":{"This":[0],"paper":[1],"details":[2],"the":[3,11,24,50,55,60,64,85,88],"development":[4],"of":[5,10,26,59,74,87,99],"a":[6,32],"resource":[7,42],"efficient":[8],"implementation":[9,28],"Artificial":[12],"Epigenetic":[13],"Network":[14],"(AEN)":[15],"concept,":[16],"based":[17],"on":[18,63],"reduced":[19,92],"precision":[20,86],"integer":[21],"mathematics,":[22],"and":[23,44,70],"translation":[25],"this":[27],"into":[29],"hardware":[30],"via":[31],"Field":[33],"Programmable":[34],"Gate":[35],"Array":[36],"(FPGA)":[37],"to":[38,72,81],"provide":[39],"improvements":[40],"in":[41],"utilisation":[43],"execution":[45],"speed":[46],"while":[47,93],"not":[48],"sacrificing":[49],"unique":[51],"benefits":[52],"provided":[53],"by":[54],"epigenetic":[56],"mechanism.":[57],"Validation":[58],"implementation's":[61],"performance":[62],"inverted":[65],"pendulum":[66],"task":[67],"is":[68],"obtained":[69],"compared":[71],"that":[73],"previous":[75],"AENs,":[76],"as":[77,79],"well":[78],"experiments":[80],"determine":[82],"how":[83],"far":[84],"network":[89],"may":[90],"be":[91],"still":[94],"maintaining":[95],"an":[96],"acceptable":[97],"degree":[98],"performance.":[100]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}
