{"id":"https://openalex.org/W2914805387","doi":"https://doi.org/10.1109/ssci.2018.8628710","title":"Time-multiplexed System-on-Chip using Fault-tolerant Astrocyte-Neuron Networks","display_name":"Time-multiplexed System-on-Chip using Fault-tolerant Astrocyte-Neuron Networks","publication_year":2018,"publication_date":"2018-11-01","ids":{"openalex":"https://openalex.org/W2914805387","doi":"https://doi.org/10.1109/ssci.2018.8628710","mag":"2914805387"},"language":"en","primary_location":{"id":"doi:10.1109/ssci.2018.8628710","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ssci.2018.8628710","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium Series on Computational Intelligence (SSCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012947651","display_name":"Anju P. Johnson","orcid":"https://orcid.org/0000-0002-7017-1644"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Anju P. Johnson","raw_affiliation_strings":["Department of Electronic Engineering, University of York, York, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of York, York, UK","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044091027","display_name":"Junxiu Liu","orcid":"https://orcid.org/0000-0002-9790-1571"},"institutions":[{"id":"https://openalex.org/I138801177","display_name":"University of Ulster","ror":"https://ror.org/01yp9g959","country_code":"GB","type":"education","lineage":["https://openalex.org/I138801177"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Junxiu Liu","raw_affiliation_strings":["School of Computing, Engineering and Intelligent Systems, Ulster University, Derry, UK"],"affiliations":[{"raw_affiliation_string":"School of Computing, Engineering and Intelligent Systems, Ulster University, Derry, UK","institution_ids":["https://openalex.org/I138801177"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031341828","display_name":"Alan G. Millard","orcid":"https://orcid.org/0000-0002-4424-5953"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alan G. Millard","raw_affiliation_strings":["Department of Electronic Engineering, University of York, York, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of York, York, UK","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039683485","display_name":"Shvan Karim","orcid":null},"institutions":[{"id":"https://openalex.org/I138801177","display_name":"University of Ulster","ror":"https://ror.org/01yp9g959","country_code":"GB","type":"education","lineage":["https://openalex.org/I138801177"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Shvan Karim","raw_affiliation_strings":["School of Computing, Engineering and Intelligent Systems, Ulster University, Derry, UK"],"affiliations":[{"raw_affiliation_string":"School of Computing, Engineering and Intelligent Systems, Ulster University, Derry, UK","institution_ids":["https://openalex.org/I138801177"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048789717","display_name":"Andy M. Tyrrell","orcid":"https://orcid.org/0000-0002-8533-2404"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Andy M. Tyrrell","raw_affiliation_strings":["Department of Electronic Engineering, University of York, York, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of York, York, UK","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059141312","display_name":"Jim Harkin","orcid":"https://orcid.org/0000-0001-7484-8205"},"institutions":[{"id":"https://openalex.org/I138801177","display_name":"University of Ulster","ror":"https://ror.org/01yp9g959","country_code":"GB","type":"education","lineage":["https://openalex.org/I138801177"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jim Harkin","raw_affiliation_strings":["School of Computing, Engineering and Intelligent Systems, Ulster University, Derry, UK"],"affiliations":[{"raw_affiliation_string":"School of Computing, Engineering and Intelligent Systems, Ulster University, Derry, UK","institution_ids":["https://openalex.org/I138801177"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080582720","display_name":"Jon Timmis","orcid":"https://orcid.org/0000-0003-1055-0471"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jon Timmis","raw_affiliation_strings":["Department of Electronic Engineering, University of York, York, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of York, York, UK","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035500696","display_name":"Liam McDaid","orcid":"https://orcid.org/0000-0002-1197-4375"},"institutions":[{"id":"https://openalex.org/I138801177","display_name":"University of Ulster","ror":"https://ror.org/01yp9g959","country_code":"GB","type":"education","lineage":["https://openalex.org/I138801177"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Liam McDaid","raw_affiliation_strings":["School of Computing, Engineering and Intelligent Systems, Ulster University, Derry, UK"],"affiliations":[{"raw_affiliation_string":"School of Computing, Engineering and Intelligent Systems, Ulster University, Derry, UK","institution_ids":["https://openalex.org/I138801177"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026981278","display_name":"David M. Halliday","orcid":"https://orcid.org/0000-0001-9957-0983"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"David M. Halliday","raw_affiliation_strings":["Department of Electronic Engineering, University of York, York, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of York, York, UK","institution_ids":["https://openalex.org/I52099693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5012947651"],"corresponding_institution_ids":["https://openalex.org/I52099693"],"apc_list":null,"apc_paid":null,"fwci":0.5234,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.69580812,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1076","last_page":"1083"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12236","display_name":"Photoreceptor and optogenetics research","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6585219502449036},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.6493701934814453},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.589011013507843},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5629389882087708},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5090574622154236},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.4136742353439331},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38603582978248596},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16094771027565002},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.15231510996818542}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6585219502449036},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.6493701934814453},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.589011013507843},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5629389882087708},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5090574622154236},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.4136742353439331},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38603582978248596},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16094771027565002},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.15231510996818542}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ssci.2018.8628710","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ssci.2018.8628710","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium Series on Computational Intelligence (SSCI)","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.whiterose.ac.uk:168475","is_oa":false,"landing_page_url":"https://orcid.org/0000-0002-7017-1644>,","pdf_url":null,"source":{"id":"https://openalex.org/S4306400854","display_name":"White Rose Research Online (University of Leeds, The University of Sheffield, University of York)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2800616092","host_organization_name":"White Rose University Consortium","host_organization_lineage":["https://openalex.org/I2800616092"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"NonPeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G361986358","display_name":null,"funder_award_id":"EP/N007050/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G3991384464","display_name":"Self-repairing hardware paradigms based on astrocyte-neuron models","funder_award_id":"EP/N00714X/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G7970336994","display_name":"Self-repairing Hardware Paradigms based on Astrocyte-neuron Models","funder_award_id":"EP/N007050/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G8347573211","display_name":"Bio-inspired Adaptive Architectures and Systems","funder_award_id":"EP/K040820/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G8514170495","display_name":null,"funder_award_id":"EP/N00714X/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W345956458","https://openalex.org/W1486852018","https://openalex.org/W1489333352","https://openalex.org/W1733248925","https://openalex.org/W1994789528","https://openalex.org/W2010356589","https://openalex.org/W2032803618","https://openalex.org/W2047535883","https://openalex.org/W2117539524","https://openalex.org/W2129567809","https://openalex.org/W2276486856","https://openalex.org/W2513853720","https://openalex.org/W2520280309","https://openalex.org/W2562109833","https://openalex.org/W2586662902","https://openalex.org/W2588961594","https://openalex.org/W2741917766","https://openalex.org/W2765146433","https://openalex.org/W2786238076","https://openalex.org/W3105906777","https://openalex.org/W4213349170","https://openalex.org/W4238614602","https://openalex.org/W4240805545","https://openalex.org/W6742079241"],"related_works":["https://openalex.org/W2890791469","https://openalex.org/W2078091825","https://openalex.org/W4251457771","https://openalex.org/W3008427980","https://openalex.org/W2884173634","https://openalex.org/W4321260179","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W2115579119","https://openalex.org/W2136854845"],"abstract_inverted_index":{"Spike-based":[0],"brain-inspired":[1],"systems":[2],"have":[3,74],"shown":[4],"an":[5],"immense":[6],"capability":[7,113],"to":[8,14,58,66,79,111,154,165],"achieve":[9],"internal":[10],"stability,":[11],"widely":[12,96],"referred":[13],"as":[15,21,29,99,118],"homeostasis.":[16],"This":[17],"ability":[18],"enrols":[19],"them":[20],"the":[22,32,108,112,139,143,146,177],"best":[23],"candidate":[24],"for":[25],"next-generation":[26],"computational":[27,140,201],"neuroscience":[28,35],"they":[30,93],"bridge":[31],"gap":[33],"between":[34],"and":[36,124,129,199],"machine":[37],"learning.":[38],"Spiking":[39,70],"Neural":[40,47,160],"Networks":[41,72],"(SNN),":[42],"a":[43,59,75,156,181],"third":[44],"generation":[45,91],"Artificial":[46],"Network":[48],"(ANN),":[49],"which":[50,120],"operates":[51,121],"using":[52,145],"discrete":[53],"events":[54],"of":[55,61,64,114,132,142,148,168],"spikes,":[56],"contributes":[57],"category":[60],"biologically-realistic":[62],"models":[63],"neurons":[65],"carry":[67],"out":[68],"computations.":[69],"Astrocyte-Neuron":[71],"(SANN)":[73],"characteristic":[76],"attribute":[77],"homologous":[78],"brain":[80],"self-repair.":[81],"Although":[82],"SNNs":[83,144],"are":[84,94,105],"more":[85],"powerful":[86],"in":[87,97,122,206],"theory":[88],"than":[89],"2nd":[90],"ANNs,":[92],"not":[95],"use":[98],"their":[100],"implementations":[101],"on":[102,180,185],"normal":[103],"hardware":[104,116,150,194],"computationally-intensive.":[106],"On":[107],"contrary,":[109],"due":[110],"modern":[115],"such":[117],"FPGAs,":[119],"MHz":[123],"GHz":[125],"range,":[126],"facilitates":[127],"real-time":[128,149,200],"faster-than-real-time":[130],"simulations":[131],"SNNs.":[133],"In":[134],"this":[135],"work,":[136],"we":[137],"overcome":[138],"overhead":[141],"benefits":[147],"computations,":[151],"utilizing":[152],"time-multiplexing":[153],"design":[155],"Self-rePairing":[157],"spiking":[158],"Astrocyte":[159],"NEtwoRk":[161],"(SPANNER)":[162],"chip,":[163],"generic":[164],"users`":[166],"choice":[167],"task,":[169],"emphasizing":[170],"fault-tolerance,":[171],"targeting":[172],"safety-critical":[173],"applications.":[174,208],"We":[175],"demonstrate":[176],"proposed":[178,190],"methodology":[179],"SANN":[182],"system":[183],"implemented":[184],"Xilinx":[186],"Artix-7":[187],"FPGA.":[188],"The":[189],"architecture":[191],"has":[192],"minimal":[193],"footprints,":[195],"power":[196],"dissipation":[197],"profile":[198],"capability,":[202],"enhancing":[203],"its":[204],"usability":[205],"constrained":[207]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}