{"id":"https://openalex.org/W2559755755","doi":"https://doi.org/10.1109/spa.2016.7763626","title":"Architecture for parallelizing decoding of marker-free variable length code streams","display_name":"Architecture for parallelizing decoding of marker-free variable length code streams","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2559755755","doi":"https://doi.org/10.1109/spa.2016.7763626","mag":"2559755755"},"language":"en","primary_location":{"id":"doi:10.1109/spa.2016.7763626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/spa.2016.7763626","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056212417","display_name":"Yousef Baroud","orcid":null},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Yousef Baroud","raw_affiliation_strings":["Institut f\u00fcr Parallele und Verteilte Systeme Universit\u00e4t Stuttgart"],"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Parallele und Verteilte Systeme Universit\u00e4t Stuttgart","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112234744","display_name":"Jos\u00e9 Manuel Mari\u00f1os Velarde","orcid":null},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jose Manuel Marinos Velarde","raw_affiliation_strings":["Universitat Stuttgart, Stuttgart, Baden-W\u00c3\u00bcrttemberg, DE","Universitat Stuttgart, Stuttgart, Baden-W\u00fcrttemberg, DE"],"affiliations":[{"raw_affiliation_string":"Universitat Stuttgart, Stuttgart, Baden-W\u00c3\u00bcrttemberg, DE","institution_ids":[]},{"raw_affiliation_string":"Universitat Stuttgart, Stuttgart, Baden-W\u00fcrttemberg, DE","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103350661","display_name":"Sven Simon","orcid":null},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sven Simon","raw_affiliation_strings":["Institut f\u00fcr Parallele und Verteilte Systeme Universit\u00e4t Stuttgart"],"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Parallele und Verteilte Systeme Universit\u00e4t Stuttgart","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5056212417"],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":null,"apc_paid":null,"fwci":0.8569,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.84652429,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"270","last_page":"275"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.838686466217041},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.8368271589279175},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5398852229118347},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5102787017822266},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.48938196897506714},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.46035903692245483},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44423040747642517},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.4262332022190094},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4186098575592041},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2725242078304291},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.17883723974227905},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.1766902208328247},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09650325775146484}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.838686466217041},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.8368271589279175},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5398852229118347},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5102787017822266},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.48938196897506714},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.46035903692245483},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44423040747642517},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.4262332022190094},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4186098575592041},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2725242078304291},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.17883723974227905},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.1766902208328247},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09650325775146484},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/spa.2016.7763626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/spa.2016.7763626","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1528511465","https://openalex.org/W1578720197","https://openalex.org/W1980451521","https://openalex.org/W2008779777","https://openalex.org/W2040903332","https://openalex.org/W2113112672","https://openalex.org/W2114761930","https://openalex.org/W2123862301","https://openalex.org/W2141317899","https://openalex.org/W2145212047","https://openalex.org/W2153638435","https://openalex.org/W2479163984"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2082487009","https://openalex.org/W2373535795","https://openalex.org/W2161474341","https://openalex.org/W3103262449"],"abstract_inverted_index":{"Parallel":[0,40],"decoding":[1,31,41,110],"of":[2,62,74,88,103,114,132,145,191,215],"encoded":[3],"data":[4],"streams":[5],"is":[6,11,42,91,124,159],"an":[7,59,120],"important":[8],"scheme":[9],"that":[10,107,161,205],"widely":[12],"applied":[13],"in":[14,65,70,148,189],"image":[15],"and":[16,27,129,194],"video":[17],"applications.":[18],"Especially":[19],"with":[20,212],"the":[21,37,49,63,79,86,89,112,115,130,133,141,146,151,155,162,186,206,213],"increasing":[22],"demand":[23],"on":[24,175],"higher":[25],"resolutions":[26],"frame":[28],"rates,":[29],"parallel":[30,109,173],"becomes":[32],"very":[33],"useful":[34],"to":[35,67,150,168,171,209],"meet":[36],"throughput":[38],"requirements.":[39],"conventionally":[43],"enabled":[44],"by":[45],"inserting":[46],"markers":[47,56],"into":[48],"variable":[50],"length":[51],"code":[52],"(VLC)":[53],"stream.":[54],"The":[55,72,126,138],"allow":[57],"for":[58],"easy":[60],"separation":[61],"sub-streams":[64],"order":[66],"be":[68,165,203],"processed":[69],"parallel.":[71],"use":[73],"markers,":[75],"however,":[76],"adversely":[77],"affects":[78],"compression":[80,143],"making":[81],"it":[82,158,201],"unfavorable":[83],"especially":[84],"when":[85],"bandwidth":[87],"channel":[90],"almost":[92],"fully":[93],"utilized.":[94],"In":[95,117,154,184],"a":[96,101,176],"previous":[97],"work,":[98],"we":[99],"proposed":[100],"proof":[102],"concept":[104],"marker-free":[105,122],"architecture":[106,123,134,139,163],"enables":[108],"exhibiting":[111],"feasibility":[113],"solution.":[116],"this":[118],"paper,":[119],"efficient":[121],"proposed.":[125],"memory":[127],"requirements":[128],"performance":[131],"are":[135,197],"thoroughly":[136],"analyzed.":[137],"preserves":[140],"original":[142],"factor":[144],"system":[147],"contrary":[149],"marker-based":[152],"approaches.":[153],"experimental":[156],"results,":[157],"shown":[160],"can":[164,202],"readily":[166],"configured":[167],"drive":[169],"up":[170],"20":[172],"decoders":[174],"medium":[177],"range":[178],"FPGA":[179],"at":[180],"high":[181],"clock":[182],"rates.":[183],"addition,":[185],"hardware":[187],"resources":[188,207],"terms":[190],"LUTs,":[192],"registers":[193],"block":[195],"RAMs":[196],"reported":[198],"from":[199],"which":[200],"seen":[204],"tend":[208],"scale":[210],"linearly":[211],"number":[214],"decoders.":[216]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}