{"id":"https://openalex.org/W3038700653","doi":"https://doi.org/10.1109/sose50414.2020.9130498","title":"Utilizing the spectral properties of weighted data flow graphs for designing railway signaling systems","display_name":"Utilizing the spectral properties of weighted data flow graphs for designing railway signaling systems","publication_year":2020,"publication_date":"2020-06-01","ids":{"openalex":"https://openalex.org/W3038700653","doi":"https://doi.org/10.1109/sose50414.2020.9130498","mag":"3038700653"},"language":"en","primary_location":{"id":"doi:10.1109/sose50414.2020.9130498","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sose50414.2020.9130498","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 15th International Conference of System of Systems Engineering (SoSE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029349680","display_name":"Tibor Gergely Markovits","orcid":null},"institutions":[{"id":"https://openalex.org/I29770179","display_name":"Budapest University of Technology and Economics","ror":"https://ror.org/02w42ss30","country_code":"HU","type":"education","lineage":["https://openalex.org/I29770179"]}],"countries":["HU"],"is_corresponding":true,"raw_author_name":"Tibor Gergely Markovits","raw_affiliation_strings":["Dept. of Control Engineering and Information Technology, Budapest University of Technology and Economics, Budapest, Hungary"],"affiliations":[{"raw_affiliation_string":"Dept. of Control Engineering and Information Technology, Budapest University of Technology and Economics, Budapest, Hungary","institution_ids":["https://openalex.org/I29770179"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079420345","display_name":"Gy\u00f6rgy R\u00e1cz","orcid":null},"institutions":[{"id":"https://openalex.org/I29770179","display_name":"Budapest University of Technology and Economics","ror":"https://ror.org/02w42ss30","country_code":"HU","type":"education","lineage":["https://openalex.org/I29770179"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Gyorgy Racz","raw_affiliation_strings":["Dept. of Control Engineering and Information Technology, Budapest University of Technology and Economics, Budapest, Hungary"],"affiliations":[{"raw_affiliation_string":"Dept. of Control Engineering and Information Technology, Budapest University of Technology and Economics, Budapest, Hungary","institution_ids":["https://openalex.org/I29770179"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5029349680"],"corresponding_institution_ids":["https://openalex.org/I29770179"],"apc_list":null,"apc_paid":null,"fwci":0.4621,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58057491,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":95},"biblio":{"volume":"16","issue":null,"first_page":"581","last_page":"586"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8014776706695557},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.7103677988052368},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6012707352638245},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.597956657409668},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.5925056338310242},{"id":"https://openalex.org/keywords/functional-decomposition","display_name":"Functional decomposition","score":0.5647245049476624},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.505066454410553},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4744190573692322},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4691062569618225},{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.46853938698768616},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4673244059085846},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41577214002609253},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3686278462409973},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24660050868988037},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.21459561586380005},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.11410614848136902}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8014776706695557},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.7103677988052368},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6012707352638245},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.597956657409668},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.5925056338310242},{"id":"https://openalex.org/C12145135","wikidata":"https://www.wikidata.org/wiki/Q5215396","display_name":"Functional decomposition","level":2,"score":0.5647245049476624},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.505066454410553},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4744190573692322},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4691062569618225},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.46853938698768616},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4673244059085846},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41577214002609253},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3686278462409973},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24660050868988037},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.21459561586380005},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.11410614848136902},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sose50414.2020.9130498","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sose50414.2020.9130498","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 15th International Conference of System of Systems Engineering (SoSE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2007193508","https://openalex.org/W2082817855","https://openalex.org/W2121947440","https://openalex.org/W2778829718","https://openalex.org/W6677945368"],"related_works":["https://openalex.org/W2388145752","https://openalex.org/W2366499652","https://openalex.org/W2403596187","https://openalex.org/W2015310945","https://openalex.org/W2052664195","https://openalex.org/W3151963167","https://openalex.org/W2379578803","https://openalex.org/W1533244915","https://openalex.org/W2032571270","https://openalex.org/W46650353"],"abstract_inverted_index":{"In":[0,78],"the":[1,30,40,58,62,67,80,82,129,140,177,185,189,196,212],"last":[2],"two":[3],"decades,":[4],"multiprocessing":[5,108],"technology":[6,70],"has":[7],"become":[8],"a":[9,118,138,159],"more":[10],"important":[11],"feature":[12],"of":[13,38,61,103,131,162,176,188,198,211],"complex":[14],"digital":[15],"systems,":[16,28,35],"such":[17],"as":[18,26,158],"railway":[19,42],"interlocking.":[20],"Such":[21,200],"systems":[22,73],"can":[23,155,169],"be":[24,156,170],"implemented":[25],"distributed":[27],"especially":[29],"spur":[31],"plan":[32],"based":[33,71,120],"interlocking":[34],"in":[36,195],"case":[37],"which":[39],"lineside":[41],"equipments":[43],"are":[44],"controlled":[45],"by":[46],"logically":[47],"separate":[48],"hardware":[49],"units,":[50,94],"connected":[51],"with":[52],"dedicated":[53],"trace":[54],"cables.":[55],"Due":[56],"to":[57,86,183],"growing":[59],"complexity":[60],"signalling":[63],"system":[64,104,123],"logic":[65,147],"and":[66,125,165,209],"new":[68],"GSM-R":[69],"ETCS":[72],"often":[74,128],"cause":[75,130],"conflicting":[76],"requirements.":[77],"fulfilling":[79],"requirements,":[81],"designer":[83,141],"cannot":[84],"avoid":[85],"use":[87,184],"different":[88],"generic":[89],"or":[90,99],"special":[91],"purpose":[92],"processing":[93],"like":[95],"CPU,":[96],"CPLD,":[97],"FPGA":[98],"ASSP-s.":[100],"These":[101],"kind":[102],"architectures":[105,109],"called":[106],"heterogeneous":[107,121],"(HMA).":[110],"There":[111],"is":[112,127],"no":[113],"proven":[114],"practice":[115],"for":[116,172,193],"designing":[117],"HMA":[119],"multiprocessor":[122],"(HMS),":[124],"this":[126],"many":[132],"intuitive":[133],"design":[134,197,202],"steps.":[135],"During":[136],"developing":[137],"HMS,":[139],"may":[142,204],"utilize":[143],"various":[144],"high":[145],"level":[146],"synthesis":[148],"(HLS)":[149],"tools.":[150],"Among":[151],"other":[152],"things,":[153],"dataflow-graphs":[154],"used":[157,171],"formal":[160],"method":[161],"task":[163],"description":[164],"graph":[166],"decomposition":[167,194],"algorithms":[168],"generating":[173],"proper":[174],"segments":[175],"task.":[178],"This":[179],"paper":[180],"presents":[181],"how":[182],"spectral":[186],"properties":[187],"data":[190],"flow":[191],"graphs":[192],"HMS.":[199],"systematic":[201],"methodologies":[203],"also":[205],"benefit":[206],"later":[207],"maintenance":[208],"reliability":[210],"designed":[213],"system.":[214]},"counts_by_year":[{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}