{"id":"https://openalex.org/W2097826162","doi":"https://doi.org/10.1109/soccon.2009.5398106","title":"Efficient runtime performance monitoring of FPGA-based applications","display_name":"Efficient runtime performance monitoring of FPGA-based applications","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2097826162","doi":"https://doi.org/10.1109/soccon.2009.5398106","mag":"2097826162"},"language":"en","primary_location":{"id":"doi:10.1109/soccon.2009.5398106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/soccon.2009.5398106","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International SOC Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050179788","display_name":"Joseph M. Lancaster","orcid":null},"institutions":[{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Joseph M. Lancaster","raw_affiliation_strings":["Department of Computer Science and Engineering, Washington University of Saint Louis, Saint Louis, MO, USA","Dept. of Comput. Sci. & Eng., Washington Univ. in St. Louis, St. Louis, MO, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Washington University of Saint Louis, Saint Louis, MO, USA","institution_ids":["https://openalex.org/I204465549"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Washington Univ. in St. Louis, St. Louis, MO, USA","institution_ids":["https://openalex.org/I204465549"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080937008","display_name":"Jeremy Buhler","orcid":"https://orcid.org/0000-0002-4159-4226"},"institutions":[{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeremy D. Buhler","raw_affiliation_strings":["Department of Computer Science and Engineering, Washington University of Saint Louis, Saint Louis, MO, USA","Dept. of Comput. Sci. & Eng., Washington Univ. in St. Louis, St. Louis, MO, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Washington University of Saint Louis, Saint Louis, MO, USA","institution_ids":["https://openalex.org/I204465549"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Washington Univ. in St. Louis, St. Louis, MO, USA","institution_ids":["https://openalex.org/I204465549"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006814645","display_name":"Roger D. Chamberlain","orcid":"https://orcid.org/0000-0002-7207-6106"},"institutions":[{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Roger D. Chamberlain","raw_affiliation_strings":["Department of Computer Science and Engineering, Washington University of Saint Louis, Saint Louis, MO, USA","Dept. of Comput. Sci. & Eng., Washington Univ. in St. Louis, St. Louis, MO, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Washington University of Saint Louis, Saint Louis, MO, USA","institution_ids":["https://openalex.org/I204465549"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Washington Univ. in St. Louis, St. Louis, MO, USA","institution_ids":["https://openalex.org/I204465549"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5050179788"],"corresponding_institution_ids":["https://openalex.org/I204465549"],"apc_list":null,"apc_paid":null,"fwci":2.6382,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.90399605,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"23","issue":null,"first_page":"23","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7869307994842529},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7835726141929626},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6298012733459473},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.620612621307373},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6049667596817017},{"id":"https://openalex.org/keywords/provisioning","display_name":"Provisioning","score":0.5677451491355896},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3869064152240753},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19645527005195618}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7869307994842529},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7835726141929626},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6298012733459473},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.620612621307373},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6049667596817017},{"id":"https://openalex.org/C172191483","wikidata":"https://www.wikidata.org/wiki/Q1071806","display_name":"Provisioning","level":2,"score":0.5677451491355896},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3869064152240753},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19645527005195618},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/soccon.2009.5398106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/soccon.2009.5398106","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International SOC Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6499999761581421,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W163711237","https://openalex.org/W1568192366","https://openalex.org/W2032309817","https://openalex.org/W2055043387","https://openalex.org/W2087901396","https://openalex.org/W2123845384","https://openalex.org/W2162693073","https://openalex.org/W2170049777","https://openalex.org/W4236236547","https://openalex.org/W4249017954","https://openalex.org/W6606710089"],"related_works":["https://openalex.org/W1667647204","https://openalex.org/W2404647514","https://openalex.org/W4247536566","https://openalex.org/W4321442002","https://openalex.org/W4241418540","https://openalex.org/W2018477250","https://openalex.org/W3119814709","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Embedded":[0],"computing":[1],"platforms":[2],"have":[3],"long":[4],"incorporated":[5],"non-traditional":[6],"architectures":[7,26],"(e.g.,":[8],"FPGAs,":[9],"ASICs)":[10],"to":[11,21,103],"combat":[12],"the":[13,56,69,95,100,105,117],"diminishing":[14],"returns":[15],"of":[16,58,71,94,108,116],"Moore's":[17],"Law":[18],"as":[19],"applied":[20],"traditional":[22],"processors.":[23],"These":[24],"specialized":[25],"can":[27],"offer":[28],"higher":[29,36],"performance":[30,57,72,83,106],"potential":[31],"in":[32,47,50],"a":[33,60],"smaller":[34],"space,":[35],"power":[37],"efficiency,":[38],"and":[39,54,88],"competitive":[40],"costs.":[41],"A":[42],"price":[43],"is":[44],"paid,":[45],"however,":[46],"development":[48],"difficulty":[49],"determining":[51],"functional":[52],"correctness":[53],"understanding":[55],"such":[59],"system.":[61,125],"In":[62],"this":[63],"paper":[64],"we":[65],"focus":[66],"on":[67,77,90,122],"improving":[68],"task":[70],"debugging":[73],"streaming":[74],"applications":[75],"deployed":[76],"FPGAs.":[78],"We":[79,97],"describe":[80],"our":[81],"runtime":[82],"monitoring":[84,101],"infrastructure,":[85],"its":[86],"capabilities":[87],"overheads":[89],"several":[91],"different":[92],"configurations":[93],"monitor.":[96],"then":[98],"employ":[99],"system":[102],"study":[104],"effects":[107],"provisioning":[109],"resources":[110],"for":[111],"Mercury":[112],"BLASTN,":[113],"an":[114,123],"implementation":[115],"BLASTN":[118],"sequence":[119],"comparison":[120],"application":[121],"FPGA-accelerated":[124]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}