{"id":"https://openalex.org/W2056540348","doi":"https://doi.org/10.1109/soccon.2009.5398088","title":"A configurable length, Fused Multiply-Add floating point unit for a VLIW processor","display_name":"A configurable length, Fused Multiply-Add floating point unit for a VLIW processor","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2056540348","doi":"https://doi.org/10.1109/soccon.2009.5398088","mag":"2056540348"},"language":"en","primary_location":{"id":"doi:10.1109/soccon.2009.5398088","is_oa":false,"landing_page_url":"https://doi.org/10.1109/soccon.2009.5398088","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International SOC Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111902577","display_name":"V.A. Chouliaras","orcid":null},"institutions":[{"id":"https://openalex.org/I143804889","display_name":"Loughborough University","ror":"https://ror.org/04vg4w365","country_code":"GB","type":"education","lineage":["https://openalex.org/I143804889"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"V.A. Chouliaras","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Loughborough University, UK","Department of Electronic and Electrical Engineering, Loughborough University, , UK"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Loughborough University, UK","institution_ids":["https://openalex.org/I143804889"]},{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Loughborough University, , UK","institution_ids":["https://openalex.org/I143804889"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107942864","display_name":"K. Manolopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Manolopoulos","raw_affiliation_strings":["Department of Physics, Electronics Laboratory, National and Kapodistrian University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Physics, Electronics Laboratory, National and Kapodistrian University of Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030998325","display_name":"Dionysios Reisis","orcid":"https://orcid.org/0000-0002-9265-3599"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Reisis","raw_affiliation_strings":["Department of Physics, Electronics Laboratory, National and Kapodistrian University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Physics, Electronics Laboratory, National and Kapodistrian University of Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111902577"],"corresponding_institution_ids":["https://openalex.org/I143804889"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.11894415,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"93","last_page":"96"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9445555806159973},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7507767677307129},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6133702397346497},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5100558400154114},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.49084383249282837},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49081072211265564},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4177256226539612},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4160526990890503},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3940470218658447},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.351340651512146},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1176031231880188},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0838361382484436}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9445555806159973},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7507767677307129},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6133702397346497},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5100558400154114},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.49084383249282837},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49081072211265564},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4177256226539612},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4160526990890503},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3940470218658447},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.351340651512146},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1176031231880188},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0838361382484436},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/soccon.2009.5398088","is_oa":false,"landing_page_url":"https://doi.org/10.1109/soccon.2009.5398088","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International SOC Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6700000166893005}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1511879361","https://openalex.org/W1521524343","https://openalex.org/W1979072566","https://openalex.org/W1983778743","https://openalex.org/W2018752370","https://openalex.org/W2026141050","https://openalex.org/W2041336726","https://openalex.org/W2067536948","https://openalex.org/W2070273314","https://openalex.org/W2080083189","https://openalex.org/W2122454150","https://openalex.org/W2125170137","https://openalex.org/W2134123573","https://openalex.org/W2171697422","https://openalex.org/W2474712232","https://openalex.org/W6631039883"],"related_works":["https://openalex.org/W2099025818","https://openalex.org/W183562185","https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W60415921","https://openalex.org/W1991685745","https://openalex.org/W1979789826","https://openalex.org/W2004452646","https://openalex.org/W4248970686","https://openalex.org/W1986774039"],"abstract_inverted_index":{"The":[0,53,67],"efficiency":[1],"of":[2,18,25,50,76,84],"fused":[3],"multiply":[4],"add":[5],"units":[6],"plays":[7],"a":[8,16,64,80],"key":[9],"role":[10],"in":[11,41,63],"the":[12,23,26,29,32,38,48],"processor's":[13],"performance":[14],"for":[15],"variety":[17],"applications.":[19],"A":[20],"design":[21],"keeping":[22],"advantages":[24],"FMA":[27,54],"regarding":[28],"latency":[30,58],"and":[31,35,44,59,79],"hardware":[33],"utilization":[34],"also":[36],"improving":[37],"result's":[39],"accuracy":[40],"both":[42],"normalized":[43],"denormalized":[45],"numbers":[46],"is":[47,61],"subject":[49],"this":[51],"work.":[52],"unit":[55],"has":[56],"configurable":[57],"it":[60],"integrated":[62],"VLIW":[65],"processor.":[66],"VLSI":[68],"TSMC":[69],"0.13":[70],"implementation":[71],"achieved":[72],"an":[73],"operating":[74],"frequency":[75],"232.6":[77],"MHz":[78],"final":[81],"post-routed":[82],"area":[83],"121900.478":[85],"um":[86],"<sup":[87],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[88],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[89],".":[90]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}