{"id":"https://openalex.org/W2071775318","doi":"https://doi.org/10.1109/soccon.2009.5398009","title":"Accurate power estimation of hardware co-processors using system level simulation","display_name":"Accurate power estimation of hardware co-processors using system level simulation","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2071775318","doi":"https://doi.org/10.1109/soccon.2009.5398009","mag":"2071775318"},"language":"en","primary_location":{"id":"doi:10.1109/soccon.2009.5398009","is_oa":false,"landing_page_url":"https://doi.org/10.1109/soccon.2009.5398009","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International SOC Conference (SOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005028151","display_name":"Sumit Ahuja","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sumit Ahuja","raw_affiliation_strings":["FERMAT Laboratory, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","FERMAT Lab, Virginia Tech, Blacksburg, VA 24061"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FERMAT Laboratory, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"FERMAT Lab, Virginia Tech, Blacksburg, VA 24061","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052021148","display_name":"Deepak A. Mathaikutty","orcid":"https://orcid.org/0009-0004-3768-1337"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deepak A. Mathaikutty","raw_affiliation_strings":["Microarchitecture Research Laboratory, Intel Corporation, Santa Clara, CA, USA","Microarchitecture Research Lab, Intel Corporation, Santa Clara, CA, 95054"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Laboratory, Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microarchitecture Research Lab, Intel Corporation, Santa Clara, CA, 95054","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033509734","display_name":"Avinash Lakshminarayana","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Avinash Lakshminarayana","raw_affiliation_strings":["FERMAT Laboratory, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","FERMAT Lab, Virginia Tech, Blacksburg, VA 24061"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FERMAT Laboratory, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"FERMAT Lab, Virginia Tech, Blacksburg, VA 24061","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021517996","display_name":"Sandeep K. Shukla","orcid":"https://orcid.org/0000-0001-5525-7426"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep Shukla","raw_affiliation_strings":["FERMAT Laboratory, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","FERMAT Lab, Virginia Tech, Blacksburg, VA 24061"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FERMAT Laboratory, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"FERMAT Lab, Virginia Tech, Blacksburg, VA 24061","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9145,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.72702278,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"399","last_page":"402"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8256439566612244},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7469512224197388},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5445407629013062},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5234491229057312},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4813062250614166},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.45955193042755127},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.44581297039985657},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4356098175048828},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.42637360095977783},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.42452311515808105},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4241340756416321},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.41258376836776733},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3897046148777008},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20881852507591248}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8256439566612244},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7469512224197388},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5445407629013062},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5234491229057312},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4813062250614166},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.45955193042755127},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.44581297039985657},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4356098175048828},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.42637360095977783},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.42452311515808105},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4241340756416321},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.41258376836776733},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3897046148777008},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20881852507591248},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/soccon.2009.5398009","is_oa":false,"landing_page_url":"https://doi.org/10.1109/soccon.2009.5398009","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International SOC Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W139626630","https://openalex.org/W1838188764","https://openalex.org/W1984116605","https://openalex.org/W2083022823","https://openalex.org/W2150008511"],"related_works":["https://openalex.org/W2804025759","https://openalex.org/W2613207706","https://openalex.org/W2850293877","https://openalex.org/W2923293435","https://openalex.org/W1921751656","https://openalex.org/W3215869375","https://openalex.org/W2157617940","https://openalex.org/W2171872191","https://openalex.org/W2109220152","https://openalex.org/W2132074508"],"abstract_inverted_index":{"Managing":[0],"power":[1,19,46,57,83,114,120,132,173],"consumption":[2],"in":[3,31,124],"a":[4,40,88,111,143,152],"System-On-Chip":[5],"(SoC)":[6],"design":[7,35,62],"is":[8,166],"becoming":[9],"increasingly":[10],"important.":[11],"SoCs":[12],"generally":[13],"consist":[14],"of":[15,21,79,87,122,131,138,145],"various":[16],"co-processors.":[17],"Accurate":[18],"estimation":[20,174],"these":[22],"co-processors":[23,50,64],"at":[24,54],"the":[25,94,106,125,136,139,171],"highest":[26],"possible":[27],"abstraction":[28],"level":[29],"helps":[30],"performing":[32],"early":[33],"power-aware":[34],"tradeoffs.":[36],"This":[37],"paper":[38],"presents":[39],"methodology":[41,85],"to":[42,170],"create":[43],"abstract":[44],"statistical":[45],"models":[47],"for":[48,56,128],"hardware":[49],"and":[51,74,90,109,162],"its":[52],"utilization":[53,91],"system-level":[55,61],"estimation.":[58],"In":[59,93],"our":[60],"environment":[63],"are":[65],"realized":[66],"as":[67],"Finite":[68],"State":[69],"Machine":[70],"with":[71,76,151,168],"Datapath":[72],"(FSMD)":[73],"co-simulated":[75],"simulation":[77,108,127],"model":[78,121],"ARM":[80],"processor.":[81],"Our":[82],"modeling":[84],"comprises":[86],"learning":[89,95,155],"phase.":[92],"phase,":[96],"we":[97,117,148],"obtain":[98],"state":[99],"specific":[100],"combinational":[101],"signal":[102],"toggling":[103],"statistics":[104],"from":[105],"FSMD":[107,123,140],"derive":[110],"regression":[112],"based":[113,134],"model.":[115,141],"Consequently,":[116],"utilize":[118],"this":[119],"full-chip":[126],"faster":[129],"computation":[130],"estimates":[133],"on":[135],"activities":[137],"Through":[142],"number":[144],"experimental":[146],"designs,":[147],"show":[149],"that":[150],"relatively":[153],"short":[154],"phase":[156],"no":[157],"more":[158],"than":[159],"6%":[160],"worst-case":[161],"4%":[163],"rms":[164],"error":[165],"observed":[167],"respect":[169],"RTL":[172],"techniques.":[175]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}