{"id":"https://openalex.org/W4416342596","doi":"https://doi.org/10.1109/socc66126.2025.11235375","title":"Bi-Partition Four-Branch Tree: Topologies for Sub-10ps Skew with Co-Optimized Latency Buffer","display_name":"Bi-Partition Four-Branch Tree: Topologies for Sub-10ps Skew with Co-Optimized Latency Buffer","publication_year":2025,"publication_date":"2025-09-29","ids":{"openalex":"https://openalex.org/W4416342596","doi":"https://doi.org/10.1109/socc66126.2025.11235375"},"language":null,"primary_location":{"id":"doi:10.1109/socc66126.2025.11235375","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc66126.2025.11235375","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 38th International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071931936","display_name":"Runkan Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I41198531","display_name":"Nanjing University of Posts and Telecommunications","ror":"https://ror.org/043bpky34","country_code":"CN","type":"education","lineage":["https://openalex.org/I41198531"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Runkan Liu","raw_affiliation_strings":["Nanjing University Posts and Telecommunications,College of Integrated Circuit Science and Engineering (College of Industry-Education Integration),Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University Posts and Telecommunications,College of Integrated Circuit Science and Engineering (College of Industry-Education Integration),Nanjing,China","institution_ids":["https://openalex.org/I41198531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001865263","display_name":"Junwei Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I41198531","display_name":"Nanjing University of Posts and Telecommunications","ror":"https://ror.org/043bpky34","country_code":"CN","type":"education","lineage":["https://openalex.org/I41198531"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junwei Yang","raw_affiliation_strings":["Nanjing University Posts and Telecommunications,College of Integrated Circuit Science and Engineering (College of Industry-Education Integration),Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University Posts and Telecommunications,College of Integrated Circuit Science and Engineering (College of Industry-Education Integration),Nanjing,China","institution_ids":["https://openalex.org/I41198531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082765111","display_name":"Jingjing Guo","orcid":"https://orcid.org/0000-0002-1145-8522"},"institutions":[{"id":"https://openalex.org/I41198531","display_name":"Nanjing University of Posts and Telecommunications","ror":"https://ror.org/043bpky34","country_code":"CN","type":"education","lineage":["https://openalex.org/I41198531"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingjing Guo","raw_affiliation_strings":["Nanjing University Posts and Telecommunications,College of Integrated Circuit Science and Engineering (College of Industry-Education Integration),Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University Posts and Telecommunications,College of Integrated Circuit Science and Engineering (College of Industry-Education Integration),Nanjing,China","institution_ids":["https://openalex.org/I41198531"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I41198531"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9052000045776367,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9052000045776367,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.06300000101327896,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.008299999870359898,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6729999780654907},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6460000276565552},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6292999982833862},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.5446000099182129},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5112000107765198},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4431000053882599},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.3652999997138977},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.35910001397132874}],"concepts":[{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6729999780654907},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.671999990940094},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6460000276565552},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6292999982833862},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.5446000099182129},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5112000107765198},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4431000053882599},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.3652999997138977},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.35910001397132874},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.35850000381469727},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3540000021457672},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.34150001406669617},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.31859999895095825},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3179999887943268},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.3167000114917755},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2913999855518341},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.28360000252723694},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2809999883174896},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2773999869823456},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27230000495910645},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2630000114440918},{"id":"https://openalex.org/C85686653","wikidata":"https://www.wikidata.org/wiki/Q1224994","display_name":"Circular buffer","level":2,"score":0.2619999945163727},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25690001249313354},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.2542000114917755}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc66126.2025.11235375","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc66126.2025.11235375","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 38th International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2011631589","https://openalex.org/W2014857766","https://openalex.org/W2077349604","https://openalex.org/W2128237591","https://openalex.org/W2162683631","https://openalex.org/W2171363113","https://openalex.org/W2404274178","https://openalex.org/W2905943212","https://openalex.org/W3154674285","https://openalex.org/W4212927526","https://openalex.org/W4293868743","https://openalex.org/W4404134258"],"related_works":[],"abstract_inverted_index":{"Modern":[0],"clock":[1,44,148],"tree":[2],"synthesis":[3],"(CTS)":[4],"for":[5,143],"million-flip-flop":[6],"designs":[7],"faces":[8],"a":[9,49],"critical":[10],"trilemma:":[11],"minimizing":[12],"skew,":[13],"latency,":[14],"and":[15,112,123],"buffer":[16,30,33,77],"count":[17],"simultaneously.":[18],"While":[19],"conventional":[20],"H-tree":[21,91],"variants":[22],"enforce":[23],"rigid":[24],"symmetry":[25],"at":[26],"the":[27],"cost":[28],"of":[29],"overhead,":[31],"existing":[32],"insertion":[34],"methods":[35],"fail":[36],"to":[37],"address":[38],"path-dependent":[39],"delay":[40,95],"accumulation":[41],"in":[42],"very-large-scale":[43],"networks.":[45],"This":[46,127],"paper":[47],"introduces":[48],"bi-partition":[50],"four-branch":[51],"hierarchical":[52],"topology":[53],"that":[54,86],"breaks":[55],"this":[56],"barrier":[57],"through":[58,75],"two":[59],"key":[60],"innovations:":[61],"First,":[62],"A":[63,80],"bottom-up":[64],"clock-aware":[65],"clustering":[66],"algorithm":[67],"with":[68,121],"geometric":[69],"Boolean":[70],"legalization,":[71],"reducing":[72],"baseline":[73],"skew":[74,132],"Manhattan-distance-constrained":[76],"reselection.":[78],"Second,":[79],"top-down":[81],"symmetric":[82],"path":[83],"merging":[84],"strategy":[85],"eliminates":[87],"redundant":[88],"buffers":[89],"across":[90],"branches":[92],"while":[93,117],"preserving":[94],"balance.":[96],"Validated":[97],"on":[98],"100K-200K":[99],"flip-flop":[100],"industrial":[101],"benchmarks,":[102],"our":[103],"method":[104],"achieves":[105],"9.8ps":[106],"global":[107],"skew\u201457.54%":[108],"lower":[109],"than":[110,115],"GH-Tree":[111],"32.96%":[113],"better":[114],"OpenROAD,":[116],"maintaining":[118],"below-0.48ns":[119],"latency":[120],"29.2%":[122],"30.2%":[124],"fewer":[125],"buffers.":[126],"CTS":[128],"framework":[129],"enables":[130],"<10ps":[131],"without":[133],"sacrificing":[134],"routability":[135],"or":[136],"power":[137],"efficiency,":[138],"making":[139],"it":[140],"particularly":[141],"compelling":[142],"low-power":[144],"high-performance":[145],"ICs":[146],"where":[147],"integrity":[149],"dictates":[150],"system":[151],"energy":[152],"proportionality.":[153]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-11-17T00:00:00"}