{"id":"https://openalex.org/W4404057323","doi":"https://doi.org/10.1109/socc62300.2024.10737858","title":"Hardware-Software Co-optimised Fast and Accurate Deep Reconfigurable Spiking Inference Accelerator Architecture Design Methodology","display_name":"Hardware-Software Co-optimised Fast and Accurate Deep Reconfigurable Spiking Inference Accelerator Architecture Design Methodology","publication_year":2024,"publication_date":"2024-09-16","ids":{"openalex":"https://openalex.org/W4404057323","doi":"https://doi.org/10.1109/socc62300.2024.10737858"},"language":"en","primary_location":{"id":"doi:10.1109/socc62300.2024.10737858","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/socc62300.2024.10737858","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 37th International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052542684","display_name":"Anagha Nimbekar","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anagha Nimbekar","raw_affiliation_strings":["Indian Institute of Technology,Hyderabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Hyderabad,India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076449772","display_name":"Prabodh Katti","orcid":"https://orcid.org/0000-0003-1919-9593"},"institutions":[{"id":"https://openalex.org/I183935753","display_name":"King's College London","ror":"https://ror.org/0220mzb33","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I183935753"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Prabodh Katti","raw_affiliation_strings":["King’s College,London,United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"King’s College,London,United Kingdom","institution_ids":["https://openalex.org/I183935753"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101240253","display_name":"Chen Li","orcid":"https://orcid.org/0009-0002-6140-9216"},"institutions":[{"id":"https://openalex.org/I183935753","display_name":"King's College London","ror":"https://ror.org/0220mzb33","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I183935753"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Chen Li","raw_affiliation_strings":["King’s College,London,United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"King’s College,London,United Kingdom","institution_ids":["https://openalex.org/I183935753"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012783672","display_name":"Bashir M. Al\u2010Hashimi","orcid":"https://orcid.org/0000-0002-3591-1328"},"institutions":[{"id":"https://openalex.org/I183935753","display_name":"King's College London","ror":"https://ror.org/0220mzb33","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I183935753"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Bashir M. Al-Hashimi","raw_affiliation_strings":["King’s College,London,United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"King’s College,London,United Kingdom","institution_ids":["https://openalex.org/I183935753"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044085104","display_name":"Amit Acharyya","orcid":"https://orcid.org/0000-0002-5636-0676"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amit Acharyya","raw_affiliation_strings":["Indian Institute of Technology,Hyderabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Hyderabad,India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048595299","display_name":"Bipin Rajendran","orcid":"https://orcid.org/0000-0002-2960-6909"},"institutions":[{"id":"https://openalex.org/I183935753","display_name":"King's College London","ror":"https://ror.org/0220mzb33","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I183935753"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Bipin Rajendran","raw_affiliation_strings":["King’s College,London,United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"King’s College,London,United Kingdom","institution_ids":["https://openalex.org/I183935753"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16406553,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9684000015258789,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9675999879837036,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7432025671005249},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6346958875656128},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5839431285858154},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4981544017791748},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.495702862739563},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.49245700240135193},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43779227137565613},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.42555999755859375},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.4247659146785736},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4183116555213928},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.20492088794708252},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1245574951171875}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7432025671005249},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6346958875656128},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5839431285858154},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4981544017791748},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.495702862739563},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49245700240135193},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43779227137565613},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.42555999755859375},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.4247659146785736},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4183116555213928},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.20492088794708252},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1245574951171875},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc62300.2024.10737858","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/socc62300.2024.10737858","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 37th International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7961827170","display_name":null,"funder_award_id":"EP/X011356/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1902934009","https://openalex.org/W2088192327","https://openalex.org/W2165027654","https://openalex.org/W2183341477","https://openalex.org/W2194775991","https://openalex.org/W2276486856","https://openalex.org/W2294282016","https://openalex.org/W2300242332","https://openalex.org/W2342840547","https://openalex.org/W2616014673","https://openalex.org/W2775079417","https://openalex.org/W2783525259","https://openalex.org/W2787091153","https://openalex.org/W2935524202","https://openalex.org/W2945146780","https://openalex.org/W2949893440","https://openalex.org/W2984844508","https://openalex.org/W2985547628","https://openalex.org/W2997371061","https://openalex.org/W3006426821","https://openalex.org/W3022089980","https://openalex.org/W3037354233","https://openalex.org/W3063657173","https://openalex.org/W3152980481","https://openalex.org/W3178956316","https://openalex.org/W4286221450","https://openalex.org/W4295262505","https://openalex.org/W4304140748","https://openalex.org/W4312746374","https://openalex.org/W4323521052","https://openalex.org/W4323708667","https://openalex.org/W4360605360","https://openalex.org/W4386270305","https://openalex.org/W6639703010","https://openalex.org/W6693397755","https://openalex.org/W6769667691","https://openalex.org/W6850626707","https://openalex.org/W6855892910"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2518118925","https://openalex.org/W4383503138","https://openalex.org/W3159273459","https://openalex.org/W2281932057","https://openalex.org/W3131592046","https://openalex.org/W3214999411","https://openalex.org/W4391536292"],"abstract_inverted_index":{"Spiking":[0],"Neural":[1],"Networks":[2],"(SNNs)":[3],"have":[4],"emerged":[5],"as":[6,19],"a":[7,34,55,67,102],"promising":[8],"approach":[9],"to":[10,38,45,119,139,148,158],"improve":[11],"the":[12,80,97,140],"energy":[13],"efficiency":[14,136],"of":[15,79,96,104],"machine":[16],"learning":[17],"models,":[18],"they":[20],"naturally":[21],"implement":[22],"event-driven":[23,57,160],"computations":[24],"while":[25],"avoiding":[26],"expensive":[27],"multiplication":[28],"operations.In":[29],"this":[30],"paper,":[31],"we":[32],"develop":[33,149],"hardware-software":[35],"co-optimisation":[36,143],"strategy":[37,144],"port":[39,156],"software-trained":[40],"deep":[41,150],"neural":[42],"networks":[43],"(DNN)":[44],"reduced-precision":[46,68],"spiking":[47,60,98],"models":[48,73,154],"demonstrating":[49],"fast":[50],"and":[51,70,125,132,155],"accurate":[52],"inference":[53,61,99],"in":[54],"novel":[56],"CMOS":[58],"reconfigurable":[59],"accelerator.":[62],"Experimental":[63],"results":[64],"show":[65],"that":[66],"Resnet-18":[69],"VGG-11":[71],"SNN":[72,153],"achieves":[74],"classification":[75],"accuracy":[76],"within":[77,85],"1%":[78],"baseline":[81],"full-precision":[82],"DNN":[83],"model":[84],"8":[86],"spike":[87],"timesteps.":[88],"We":[89],"also":[90],"demonstrate":[91],"an":[92],"FPGA":[93],"prototype":[94],"implementation":[95],"accelerator":[100],"with":[101],"throughput":[103],"38.4":[105],"giga":[106],"operations":[107],"per":[108,122],"second":[109],"(GOPS)":[110],"consuming":[111],"1.54":[112],"Watts":[113],"on":[114],"PYNQ-Z2":[115],"FPGA.":[116],"This":[117],"corresponds":[118],"0.6":[120],"GOPS":[121],"processing":[123],"element":[124],"2.25":[126],"GOPS/DSP":[127],"slice,":[128],"which":[129],"is":[130],"2\u00d7":[131],"4.5\u00d7":[133],"higher":[134],"utilisation":[135],"respectively":[137],"compared":[138],"state-of-the-art.":[141],"Our":[142],"can":[145],"be":[146],"employed":[147],"reduced":[151],"precision":[152],"them":[157],"resource-efficient":[159],"hardware":[161],"accelerators":[162],"for":[163],"edge":[164],"applications.":[165]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}