{"id":"https://openalex.org/W4404057132","doi":"https://doi.org/10.1109/socc62300.2024.10737713","title":"Integer Linear Programming Based Design of Deadlock-Free Routing for Chiplet-Based Systems","display_name":"Integer Linear Programming Based Design of Deadlock-Free Routing for Chiplet-Based Systems","publication_year":2024,"publication_date":"2024-09-16","ids":{"openalex":"https://openalex.org/W4404057132","doi":"https://doi.org/10.1109/socc62300.2024.10737713"},"language":"en","primary_location":{"id":"doi:10.1109/socc62300.2024.10737713","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/socc62300.2024.10737713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 37th International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100319106","display_name":"Shuang Liu","orcid":"https://orcid.org/0000-0002-8535-0573"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Shuang Liu","raw_affiliation_strings":["University of Stuttgart,Chair of Embedded Systems Institute of Computer Architecture and Computer Engineering,Stuttgart,Germany"],"affiliations":[{"raw_affiliation_string":"University of Stuttgart,Chair of Embedded Systems Institute of Computer Architecture and Computer Engineering,Stuttgart,Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108809398","display_name":"Martin Radetzki","orcid":null},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Martin Radetzki","raw_affiliation_strings":["University of Stuttgart,Chair of Embedded Systems Institute of Computer Architecture and Computer Engineering,Stuttgart,Germany"],"affiliations":[{"raw_affiliation_string":"University of Stuttgart,Chair of Embedded Systems Institute of Computer Architecture and Computer Engineering,Stuttgart,Germany","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100319106"],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22073987,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.74514240026474},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6769665479660034},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5877977609634399},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.5822697877883911},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.5389964580535889},{"id":"https://openalex.org/keywords/branch-and-price","display_name":"Branch and price","score":0.47186821699142456},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45017361640930176},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.4302724301815033},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3446919918060303},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.308688223361969},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23088198900222778},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22349819540977478},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2138502597808838},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.139775812625885}],"concepts":[{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.74514240026474},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6769665479660034},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5877977609634399},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.5822697877883911},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.5389964580535889},{"id":"https://openalex.org/C123558587","wikidata":"https://www.wikidata.org/wiki/Q4956382","display_name":"Branch and price","level":3,"score":0.47186821699142456},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45017361640930176},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.4302724301815033},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3446919918060303},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.308688223361969},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23088198900222778},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22349819540977478},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2138502597808838},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.139775812625885}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc62300.2024.10737713","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/socc62300.2024.10737713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 37th International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1976761342","https://openalex.org/W2020992094","https://openalex.org/W2057785859","https://openalex.org/W2061756273","https://openalex.org/W2114053923","https://openalex.org/W2142127152","https://openalex.org/W2784036453","https://openalex.org/W2884166449","https://openalex.org/W3094554961","https://openalex.org/W4210590936","https://openalex.org/W4235172414","https://openalex.org/W4280498518","https://openalex.org/W4280633094","https://openalex.org/W4280644295","https://openalex.org/W4293731757","https://openalex.org/W4308413609","https://openalex.org/W4360831793","https://openalex.org/W4387591725","https://openalex.org/W4390740581","https://openalex.org/W4390957231","https://openalex.org/W4392713695"],"related_works":["https://openalex.org/W4302819359","https://openalex.org/W2769220156","https://openalex.org/W4210880521","https://openalex.org/W2769538987","https://openalex.org/W2941986668","https://openalex.org/W2995925505","https://openalex.org/W1711527768","https://openalex.org/W3116484972","https://openalex.org/W2044902158","https://openalex.org/W2773399470"],"abstract_inverted_index":{"Chiplet-based":[0],"systems":[1],"have":[2],"become":[3],"prominent":[4],"in":[5,26],"large":[6],"Systems-on-Chips":[7],"(SoCs)":[8],"as":[9,61],"a":[10],"means":[11],"to":[12,32,47,72,113],"mitigate":[13],"increasing":[14],"design":[15,45,55,119],"costs.":[16],"However,":[17],"the":[18,27,81,100,108,111],"integration":[19],"of":[20,83,110],"multiple":[21],"chiplets":[22,75,89,98],"introduces":[23],"new":[24],"challenges":[25],"interconnection":[28],"network,":[29],"potentially":[30],"leading":[31],"deadlocks.":[33],"In":[34],"this":[35,49],"paper,":[36],"we":[37],"propose":[38],"an":[39],"Integer":[40],"Linear":[41],"Programming":[42],"(ILP)":[43],"based":[44],"approach":[46],"address":[48],"issue.":[50],"Our":[51],"method":[52,112],"considers":[53],"various":[54,118],"factors":[56],"for":[57,87,96],"deadlock-free":[58,93],"routing,":[59],"such":[60],"topology,":[62],"latency,":[63],"load":[64],"balancing,":[65],"path":[66],"diversity,":[67],"and":[68,76],"fault":[69],"tolerance,":[70],"applicable":[71],"both":[73],"general-purpose":[74,88],"application-specific":[77,97],"chiplets.":[78],"It":[79],"facilitates":[80],"determination":[82],"optimal":[84,92,115],"turn":[85],"restrictions":[86],"or":[90],"constructs":[91],"routing":[94],"paths":[95],"if":[99],"communication":[101],"patterns":[102],"are":[103],"known.":[104],"The":[105],"results":[106],"demonstrate":[107],"capability":[109],"find":[114],"solutions":[116],"under":[117],"considerations.":[120]},"counts_by_year":[],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}