{"id":"https://openalex.org/W4386952616","doi":"https://doi.org/10.1109/socc58585.2023.10257164","title":"Dual Sawtooth-Based Delay Locked Loops for Heterogeneous 3-D Clock Networks","display_name":"Dual Sawtooth-Based Delay Locked Loops for Heterogeneous 3-D Clock Networks","publication_year":2023,"publication_date":"2023-09-05","ids":{"openalex":"https://openalex.org/W4386952616","doi":"https://doi.org/10.1109/socc58585.2023.10257164"},"language":"en","primary_location":{"id":"doi:10.1109/socc58585.2023.10257164","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc58585.2023.10257164","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 36th International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012406702","display_name":"Andres Ayes","orcid":"https://orcid.org/0000-0001-8829-0329"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Andres Ayes","raw_affiliation_strings":["University of Rochester,Department of Electrical and Computer Engineering,Rochester,New York","Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York"],"affiliations":[{"raw_affiliation_string":"University of Rochester,Department of Electrical and Computer Engineering,Rochester,New York","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eby G. Friedman","raw_affiliation_strings":["University of Rochester,Department of Electrical and Computer Engineering,Rochester,New York","Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York"],"affiliations":[{"raw_affiliation_string":"University of Rochester,Department of Electrical and Computer Engineering,Rochester,New York","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5012406702"],"corresponding_institution_ids":["https://openalex.org/I5388228"],"apc_list":null,"apc_paid":null,"fwci":0.134,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.44590256,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sawtooth-wave","display_name":"Sawtooth wave","score":0.9144185185432434},{"id":"https://openalex.org/keywords/synchronizing","display_name":"Synchronizing","score":0.8164710998535156},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6755965948104858},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.6326113343238831},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5646560192108154},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5348246097564697},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4987640380859375},{"id":"https://openalex.org/keywords/dual-loop","display_name":"Dual loop","score":0.49551522731781006},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4851251542568207},{"id":"https://openalex.org/keywords/group-delay-and-phase-delay","display_name":"Group delay and phase delay","score":0.4734722673892975},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4706805348396301},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.46288439631462097},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4605402648448944},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.43769675493240356},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4366663694381714},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.43498510122299194},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.42462003231048584},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.38043296337127686},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.3564158082008362},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3255189061164856},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12216481566429138},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.10609576106071472},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10454082489013672},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08406564593315125}],"concepts":[{"id":"https://openalex.org/C148837635","wikidata":"https://www.wikidata.org/wiki/Q1742397","display_name":"Sawtooth wave","level":2,"score":0.9144185185432434},{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.8164710998535156},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6755965948104858},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.6326113343238831},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5646560192108154},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5348246097564697},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4987640380859375},{"id":"https://openalex.org/C2779691726","wikidata":"https://www.wikidata.org/wiki/Q5310214","display_name":"Dual loop","level":3,"score":0.49551522731781006},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4851251542568207},{"id":"https://openalex.org/C123792056","wikidata":"https://www.wikidata.org/wiki/Q365988","display_name":"Group delay and phase delay","level":3,"score":0.4734722673892975},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4706805348396301},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.46288439631462097},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4605402648448944},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.43769675493240356},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4366663694381714},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.43498510122299194},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.42462003231048584},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.38043296337127686},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.3564158082008362},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3255189061164856},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12216481566429138},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.10609576106071472},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10454082489013672},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08406564593315125},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc58585.2023.10257164","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc58585.2023.10257164","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 36th International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.699999988079071,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W601886942","https://openalex.org/W1921205003","https://openalex.org/W1969421959","https://openalex.org/W2039610459","https://openalex.org/W2097839201","https://openalex.org/W2109314689","https://openalex.org/W2115246441","https://openalex.org/W2133294020","https://openalex.org/W2248942836","https://openalex.org/W2481508967","https://openalex.org/W2757146609","https://openalex.org/W2799720660","https://openalex.org/W2965251361","https://openalex.org/W4220769636","https://openalex.org/W6695738656"],"related_works":["https://openalex.org/W2128788517","https://openalex.org/W2169622190","https://openalex.org/W4386968318","https://openalex.org/W2085876299","https://openalex.org/W2082712339","https://openalex.org/W2285301449","https://openalex.org/W2126996364","https://openalex.org/W1490033429","https://openalex.org/W1946006863","https://openalex.org/W1691859631"],"abstract_inverted_index":{"3-D":[0,61],"systems":[1],"and":[2,35,92],"chiplets":[3],"pose":[4],"a":[5,42,67,102],"significant":[6],"challenge":[7],"for":[8,101],"reliable":[9],"timing":[10],"of":[11,20,28,55,75],"heterogeneous":[12],"integrated":[13],"systems.":[14,62],"Delay":[15],"locked":[16,46],"loops":[17],"are":[18],"capable":[19],"synchronizing":[21],"clock":[22,105],"signals;":[23],"however,":[24],"the":[25,52,80],"increasing":[26,53],"speed":[27,60],"deeply":[29],"scaled":[30],"technologies":[31],"leads":[32],"to":[33,50,78],"large":[34],"complex":[36],"delay":[37,45,56,71],"lines.":[38],"In":[39],"this":[40],"paper,":[41],"dual":[43],"sawtooth-based":[44],"loop":[47],"is":[48,85],"proposed":[49,64],"address":[51],"difficulty":[54],"generation":[57],"in":[58,73],"high":[59],"The":[63,83],"architecture":[65,84],"lacks":[66],"traditional":[68],"voltage":[69],"controlled":[70],"line":[72],"favor":[74],"differential":[76],"integrators":[77],"generate":[79],"target":[81],"delay.":[82],"verified":[86],"using":[87],"PTM":[88],"7":[89],"nm":[90],"models":[91],"achieves":[93],"locking":[94],"speeds":[95],"as":[96,98],"low":[97],"six":[99],"cycles":[100],"1":[103],"GHz":[104],"signal.":[106]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}