{"id":"https://openalex.org/W4386952561","doi":"https://doi.org/10.1109/socc58585.2023.10257009","title":"A Standard Cell Memory Based on 2T Gain Cell DRAM for Memory-Centric Accelerator Design","display_name":"A Standard Cell Memory Based on 2T Gain Cell DRAM for Memory-Centric Accelerator Design","publication_year":2023,"publication_date":"2023-09-05","ids":{"openalex":"https://openalex.org/W4386952561","doi":"https://doi.org/10.1109/socc58585.2023.10257009"},"language":"en","primary_location":{"id":"doi:10.1109/socc58585.2023.10257009","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/socc58585.2023.10257009","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 36th International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://nagoya.repo.nii.ac.jp/records/2009260","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089704887","display_name":"Tai-Feng Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I60134161","display_name":"Nagoya University","ror":"https://ror.org/04chrp450","country_code":"JP","type":"education","lineage":["https://openalex.org/I60134161"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tai-Feng Chen","raw_affiliation_strings":["Nagoya University,Graduate School of Informatics,Nagoya,Japan","Graduate School of Informatics, Nagoya University, Nagoya, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nagoya University,Graduate School of Informatics,Nagoya,Japan","institution_ids":["https://openalex.org/I60134161"]},{"raw_affiliation_string":"Graduate School of Informatics, Nagoya University, Nagoya, Japan","institution_ids":["https://openalex.org/I60134161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062214303","display_name":"Yutaka Masuda","orcid":"https://orcid.org/0000-0001-5177-5322"},"institutions":[{"id":"https://openalex.org/I60134161","display_name":"Nagoya University","ror":"https://ror.org/04chrp450","country_code":"JP","type":"education","lineage":["https://openalex.org/I60134161"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yutaka Masuda","raw_affiliation_strings":["Nagoya University,Graduate School of Informatics,Nagoya,Japan","Graduate School of Informatics, Nagoya University, Nagoya, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nagoya University,Graduate School of Informatics,Nagoya,Japan","institution_ids":["https://openalex.org/I60134161"]},{"raw_affiliation_string":"Graduate School of Informatics, Nagoya University, Nagoya, Japan","institution_ids":["https://openalex.org/I60134161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022726556","display_name":"Tohru Ishihara","orcid":"https://orcid.org/0000-0002-1650-9958"},"institutions":[{"id":"https://openalex.org/I60134161","display_name":"Nagoya University","ror":"https://ror.org/04chrp450","country_code":"JP","type":"education","lineage":["https://openalex.org/I60134161"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tohru Ishihara","raw_affiliation_strings":["Nagoya University,Graduate School of Informatics,Nagoya,Japan","Graduate School of Informatics, Nagoya University, Nagoya, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nagoya University,Graduate School of Informatics,Nagoya,Japan","institution_ids":["https://openalex.org/I60134161"]},{"raw_affiliation_string":"Graduate School of Informatics, Nagoya University, Nagoya, Japan","institution_ids":["https://openalex.org/I60134161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I60134161"],"apc_list":null,"apc_paid":null,"fwci":0.5409,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.55646611,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7125040292739868},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5901740789413452},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.563813328742981},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5524328947067261},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5061408877372742},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.49695661664009094},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.49625760316848755},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.471698522567749},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45247119665145874},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4429534375667572},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.425481915473938},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.422615647315979},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.405773401260376},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.36434346437454224},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.299838662147522},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.232267826795578},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18683388829231262}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7125040292739868},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5901740789413452},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.563813328742981},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5524328947067261},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5061408877372742},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.49695661664009094},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.49625760316848755},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.471698522567749},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45247119665145874},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4429534375667572},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.425481915473938},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.422615647315979},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.405773401260376},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.36434346437454224},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.299838662147522},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.232267826795578},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18683388829231262},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/socc58585.2023.10257009","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/socc58585.2023.10257009","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 36th International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},{"id":"pmh:oai:irdb.nii.ac.jp:01152:0006028897","is_oa":true,"landing_page_url":"https://nagoya.repo.nii.ac.jp/records/2009260","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"2023 IEEE 36th International System-on-Chip Conference (SOCC), Santa Clara, CA, USA, 2023","raw_type":"conference paper"}],"best_oa_location":{"id":"pmh:oai:irdb.nii.ac.jp:01152:0006028897","is_oa":true,"landing_page_url":"https://nagoya.repo.nii.ac.jp/records/2009260","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"2023 IEEE 36th International System-on-Chip Conference (SOCC), Santa Clara, CA, USA, 2023","raw_type":"conference paper"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1963882043","https://openalex.org/W2002293402","https://openalex.org/W2116567461","https://openalex.org/W2127190809","https://openalex.org/W2137143041","https://openalex.org/W2154737061","https://openalex.org/W2727497169","https://openalex.org/W2771238178","https://openalex.org/W2782606222","https://openalex.org/W2808617183","https://openalex.org/W2890183560","https://openalex.org/W2993507867","https://openalex.org/W3017582230","https://openalex.org/W3039427525","https://openalex.org/W3090091760","https://openalex.org/W3091826466","https://openalex.org/W3097528158","https://openalex.org/W3209003531","https://openalex.org/W4210321845"],"related_works":["https://openalex.org/W2019238062","https://openalex.org/W4232117715","https://openalex.org/W4238754064","https://openalex.org/W4285257158","https://openalex.org/W2181798140","https://openalex.org/W1690307066","https://openalex.org/W1999970010","https://openalex.org/W1928025959","https://openalex.org/W4239620147","https://openalex.org/W3006048143"],"abstract_inverted_index":{"In":[0,161],"contemporary":[1],"System-on-a-Chip":[2],"(SoC)":[3],"designs,":[4],"memory":[5,212],"components":[6],"typically":[7],"consume":[8],"a":[9,125,138,166,232],"significant":[10,65,155],"portion":[11],"of":[12,32,46,128,205,254],"the":[13,17,28,42,47,64,70,73,79,91,150,226],"energy":[14,23,262],"supplied":[15],"to":[16,38,41,62,105,113,159,258,265],"system.":[18],"To":[19],"effectively":[20],"reduce":[21,63],"overall":[22],"consumption":[24,263],"without":[25],"relying":[26],"on":[27],"slowing":[29],"process":[30],"shrink":[31],"CMOS,":[33],"energy-saving":[34],"techniques":[35],"that":[36,203,225],"attempt":[37],"dynamically":[39],"adapt":[40],"feasible":[43],"minimum":[44],"voltage":[45,187,234],"system":[48],"can":[49,121,229],"be":[50,97],"adopted.":[51],"Besides,":[52],"near-memory":[53,100],"and":[54,72,130,142,188,218,240,250,261],"in-memory":[55,102],"computing":[56],"has":[57],"also":[58],"been":[59],"widely":[60],"adopted":[61,208],"data":[66],"movement":[67],"cost":[68,256],"between":[69],"processor":[71],"memory.":[74],"However,":[75,133],"conventional":[76],"SRAMs":[77],"become":[78],"bottleneck":[80],"since":[81],"they":[82],"cannot":[83,96],"function":[84],"properly":[85],"under":[86,184],"low":[87,236],"supply":[88,186,233],"voltage.":[89],"On":[90],"other":[92],"hand,":[93],"traditional":[94],"DRAMs":[95],"utilized":[98],"in":[99,149,154,210,252],"or":[101],"scenarios":[103],"due":[104],"logic":[106],"incompatibility":[107],"issues.":[108],"One":[109],"potential":[110],"solution":[111],"is":[112,181],"implement":[114,143],"standard":[115],"cell":[116],"memories":[117],"(SCMs)":[118],"instead.":[119],"SCMs":[120],"operate":[122,230],"consistently":[123],"over":[124],"wider":[126],"range":[127],"voltages":[129],"are":[131,199],"logic-compatible.":[132],"existing":[134,248],"SCM":[135,173,180,228,245,251],"approaches":[136],"need":[137],"large":[139],"latch-based":[140],"bit-cell":[141],"many":[144],"multiplexers":[145],"for":[146,174,214],"word":[147],"selection":[148],"read-out":[151],"circuitry,":[152],"resulting":[153],"area":[156,195,255],"overhead":[157],"compared":[158],"SRAMs.":[160],"this":[162],"paper,":[163],"we":[164],"propose":[165],"two-transistor":[167],"(2T)":[168],"Gain":[169,197],"Cell":[170],"DRAM":[171,200],"based":[172],"memory-centric":[175],"accelerator":[176],"design.":[177],"The":[178],"proposed":[179,227],"fully":[182],"functional":[183],"near-threshold":[185],"maintains":[189],"acceptable":[190],"performance":[191],"while":[192,246],"greatly":[193],"improving":[194],"cost.":[196],"Cells":[198],"bit":[201],"cells":[202],"consist":[204],"only":[206],"transistors,":[207],"recently":[209],"on-chip":[211],"designs":[213],"their":[215],"high-density,":[216],"logic-compatible,":[217],"low-power":[219],"characteristics.":[220],"Our":[221],"experimental":[222],"results":[223],"demonstrate":[224],"at":[231],"as":[235,237,244],"0.37":[238],"V":[239],"have":[241],"higher":[242],"flexibility":[243],"outperforming":[247],"SRAM":[249],"terms":[253],"(1.7x":[257],"8.2x":[259],"smaller)":[260],"(up":[264],"27.2x).":[266]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}