{"id":"https://openalex.org/W4304140720","doi":"https://doi.org/10.1109/socc56010.2022.9908139","title":"Automated Deep Learning Platform for Accelerated Analog Circuit Design","display_name":"Automated Deep Learning Platform for Accelerated Analog Circuit Design","publication_year":2022,"publication_date":"2022-09-05","ids":{"openalex":"https://openalex.org/W4304140720","doi":"https://doi.org/10.1109/socc56010.2022.9908139"},"language":"en","primary_location":{"id":"doi:10.1109/socc56010.2022.9908139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc56010.2022.9908139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE 35th International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007450156","display_name":"Rahul Dutta","orcid":"https://orcid.org/0000-0001-5254-6994"},"institutions":[{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Rahul Dutta","raw_affiliation_strings":["Institute Of Microelectronics (IME), A*Star,Singapore","Institute Of Microelectronics (IME), A*Star, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute Of Microelectronics (IME), A*Star,Singapore","institution_ids":["https://openalex.org/I4210090209"]},{"raw_affiliation_string":"Institute Of Microelectronics (IME), A*Star, Singapore","institution_ids":["https://openalex.org/I4210090209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009735203","display_name":"Ashish James","orcid":"https://orcid.org/0000-0002-6623-7831"},"institutions":[{"id":"https://openalex.org/I3005327000","display_name":"Institute for Infocomm Research","ror":"https://ror.org/053rfa017","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I3005327000","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Ashish James","raw_affiliation_strings":["Institute for Infocomm Research (I2R), A*Star,Singapore","Institute for Infocomm Research (I2R), A*Star, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Infocomm Research (I2R), A*Star,Singapore","institution_ids":["https://openalex.org/I3005327000"]},{"raw_affiliation_string":"Institute for Infocomm Research (I2R), A*Star, Singapore","institution_ids":["https://openalex.org/I3005327000"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033088918","display_name":"Salahuddin Raju","orcid":"https://orcid.org/0000-0002-6492-489X"},"institutions":[{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Salahuddin Raju","raw_affiliation_strings":["Institute Of Microelectronics (IME), A*Star,Singapore","Institute Of Microelectronics (IME), A*Star, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute Of Microelectronics (IME), A*Star,Singapore","institution_ids":["https://openalex.org/I4210090209"]},{"raw_affiliation_string":"Institute Of Microelectronics (IME), A*Star, Singapore","institution_ids":["https://openalex.org/I4210090209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021738678","display_name":"Yong\u2010Joon Jeon","orcid":"https://orcid.org/0000-0002-8097-3157"},"institutions":[{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yong-Joon Jeon","raw_affiliation_strings":["Institute Of Microelectronics (IME), A*Star,Singapore","Institute Of Microelectronics (IME), A*Star, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute Of Microelectronics (IME), A*Star,Singapore","institution_ids":["https://openalex.org/I4210090209"]},{"raw_affiliation_string":"Institute Of Microelectronics (IME), A*Star, Singapore","institution_ids":["https://openalex.org/I4210090209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001103949","display_name":"Chuan-Sheng Foo","orcid":"https://orcid.org/0000-0002-4748-5792"},"institutions":[{"id":"https://openalex.org/I3005327000","display_name":"Institute for Infocomm Research","ror":"https://ror.org/053rfa017","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I3005327000","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chuan Sheng Foo","raw_affiliation_strings":["Institute for Infocomm Research (I2R), A*Star,Singapore","Institute for Infocomm Research (I2R), A*Star, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Infocomm Research (I2R), A*Star,Singapore","institution_ids":["https://openalex.org/I3005327000"]},{"raw_affiliation_string":"Institute for Infocomm Research (I2R), A*Star, Singapore","institution_ids":["https://openalex.org/I3005327000"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065841007","display_name":"Kevin Tshun Chuan Chai","orcid":"https://orcid.org/0000-0001-6624-8912"},"institutions":[{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kevin Tshun Chuan Chai","raw_affiliation_strings":["Institute Of Microelectronics (IME), A*Star,Singapore","Institute Of Microelectronics (IME), A*Star, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute Of Microelectronics (IME), A*Star,Singapore","institution_ids":["https://openalex.org/I4210090209"]},{"raw_affiliation_string":"Institute Of Microelectronics (IME), A*Star, Singapore","institution_ids":["https://openalex.org/I4210090209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2003,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.78072025,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7346675395965576},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5889895558357239},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.5442027449607849},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5347774028778076},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5130218863487244},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4939120411872864},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4846058785915375},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.47586363554000854},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.44703614711761475},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4296371042728424},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4255581498146057},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4203644394874573},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.4134572744369507},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38874220848083496},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.22532403469085693},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1645359992980957},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14219895005226135}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7346675395965576},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5889895558357239},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.5442027449607849},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5347774028778076},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5130218863487244},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4939120411872864},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4846058785915375},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.47586363554000854},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.44703614711761475},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4296371042728424},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4255581498146057},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4203644394874573},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4134572744369507},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38874220848083496},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.22532403469085693},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1645359992980957},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14219895005226135},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc56010.2022.9908139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc56010.2022.9908139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE 35th International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1970407113","https://openalex.org/W1998752433","https://openalex.org/W2065183815","https://openalex.org/W2083467250","https://openalex.org/W2106476087","https://openalex.org/W2136213019","https://openalex.org/W2155811837","https://openalex.org/W2398824754","https://openalex.org/W2586276609","https://openalex.org/W2766736793","https://openalex.org/W2769791151","https://openalex.org/W2988000790","https://openalex.org/W3021052845","https://openalex.org/W3023198000","https://openalex.org/W4252419006","https://openalex.org/W4289143671","https://openalex.org/W6683185311","https://openalex.org/W6752368272","https://openalex.org/W6757150747","https://openalex.org/W6777156623"],"related_works":["https://openalex.org/W2093304652","https://openalex.org/W2539767392","https://openalex.org/W2009030706","https://openalex.org/W3019637499","https://openalex.org/W2109100077","https://openalex.org/W2475655475","https://openalex.org/W4206210640","https://openalex.org/W2129742172","https://openalex.org/W2130191970","https://openalex.org/W4304140720"],"abstract_inverted_index":{"We":[0],"present":[1],"an":[2,114],"analog":[3,47],"design":[4,63,103,116,120],"framework":[5],"for":[6,29,60,100],"circuit":[7,30,44,73,135],"sizing":[8,41,58],"selection":[9],"using":[10,69],"neural":[11,21,97],"networks.":[12],"The":[13,105],"proposed":[14],"automated":[15],"deep":[16],"learning":[17],"(ADL)":[18],"platform":[19],"uses":[20],"networks":[22],"(NN)":[23],"as":[24,90],"a":[25,130],"differentiable":[26],"surrogate":[27],"model":[28,33,99],"performance":[31,42,45,74],"to":[32,55,94,126],"the":[34,61,80,84,96,101,124],"nonlinear":[35],"and":[36,43,110,122],"high":[37],"dimensional":[38],"relationships":[39],"between":[40,108],"in":[46,113],"circuits.":[48],"Gradient-based":[49],"constrained":[50],"optimization":[51],"is":[52],"then":[53,67],"used":[54,89],"propose":[56],"new":[57],"parameters":[59],"desired":[62,78],"closure,":[64],"which":[65],"are":[66,87],"verified":[68],"EDA":[70,85,111],"tools.":[71],"If":[72],"falls":[75],"short":[76],"of":[77,134],"performance,":[79],"simulation":[81],"results":[82],"from":[83],"tools":[86,112],"also":[88],"additional":[91],"training":[92],"data":[93],"update":[95],"network":[98],"next":[102],"iteration.":[104],"tight":[106],"coupling":[107],"NN":[109],"iterative":[115],"loop":[117],"achieves":[118],"multi-variate":[119],"closure":[121],"has":[123],"capability":[125],"synthesize":[127],"circuits":[128],"with":[129],"significantly":[131],"reduced":[132],"number":[133],"simulations.":[136]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}