{"id":"https://openalex.org/W4253960512","doi":"https://doi.org/10.1109/socc52499.2021.9739573","title":"Implementation of an SoC architecture with built-in safety features","display_name":"Implementation of an SoC architecture with built-in safety features","publication_year":2021,"publication_date":"2021-09-14","ids":{"openalex":"https://openalex.org/W4253960512","doi":"https://doi.org/10.1109/socc52499.2021.9739573"},"language":"en","primary_location":{"id":"doi:10.1109/socc52499.2021.9739573","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc52499.2021.9739573","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 34th International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029349680","display_name":"Tibor Gergely Markovits","orcid":null},"institutions":[{"id":"https://openalex.org/I29770179","display_name":"Budapest University of Technology and Economics","ror":"https://ror.org/02w42ss30","country_code":"HU","type":"education","lineage":["https://openalex.org/I29770179"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Tibor Gergely Markovits","raw_affiliation_strings":["Budapest University of Technology and Economics,Dept. of Control Engineering and Information Technology,Budapest,Hungary"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Budapest University of Technology and Economics,Dept. of Control Engineering and Information Technology,Budapest,Hungary","institution_ids":["https://openalex.org/I29770179"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033477246","display_name":"P\u00e9ter Arat\u00f3","orcid":"https://orcid.org/0000-0003-2627-0511"},"institutions":[{"id":"https://openalex.org/I29770179","display_name":"Budapest University of Technology and Economics","ror":"https://ror.org/02w42ss30","country_code":"HU","type":"education","lineage":["https://openalex.org/I29770179"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Peter Arato","raw_affiliation_strings":["Budapest University of Technology and Economics,Dept. of Control Engineering and Information Technology,Budapest,Hungary"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Budapest University of Technology and Economics,Dept. of Control Engineering and Information Technology,Budapest,Hungary","institution_ids":["https://openalex.org/I29770179"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079420345","display_name":"Gy\u00f6rgy R\u00e1cz","orcid":null},"institutions":[{"id":"https://openalex.org/I29770179","display_name":"Budapest University of Technology and Economics","ror":"https://ror.org/02w42ss30","country_code":"HU","type":"education","lineage":["https://openalex.org/I29770179"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Gyorgy Racz","raw_affiliation_strings":["Budapest University of Technology and Economics,Dept. of Control Engineering and Information Technology,Budapest,Hungary"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Budapest University of Technology and Economics,Dept. of Control Engineering and Information Technology,Budapest,Hungary","institution_ids":["https://openalex.org/I29770179"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I29770179"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26067657,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"60","issue":null,"first_page":"95","last_page":"100"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8206416368484497},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7061775326728821},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6294867992401123},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5696560144424438},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5370335578918457},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.5334060192108154},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.529340386390686},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4843508005142212},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.47904646396636963},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.42967522144317627},{"id":"https://openalex.org/keywords/systems-architecture","display_name":"Systems architecture","score":0.4236759841442108},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35248884558677673},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32068461179733276},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1654454469680786},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09966853260993958}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8206416368484497},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7061775326728821},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6294867992401123},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5696560144424438},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5370335578918457},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.5334060192108154},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.529340386390686},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4843508005142212},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.47904646396636963},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.42967522144317627},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.4236759841442108},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35248884558677673},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32068461179733276},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1654454469680786},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09966853260993958},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc52499.2021.9739573","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc52499.2021.9739573","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 34th International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W166941262","https://openalex.org/W2506499045","https://openalex.org/W2778829718","https://openalex.org/W3038700653","https://openalex.org/W3194107912","https://openalex.org/W4366707142","https://openalex.org/W6606775326"],"related_works":["https://openalex.org/W2051367001","https://openalex.org/W2170132667","https://openalex.org/W2283291034","https://openalex.org/W2158075784","https://openalex.org/W2021050177","https://openalex.org/W2360740901","https://openalex.org/W1733143018","https://openalex.org/W2105876736","https://openalex.org/W2374612118","https://openalex.org/W626285796"],"abstract_inverted_index":{"The":[0,53,124],"multiprocessing":[1],"is":[2,130],"the":[3,14,28,83,98,105,110,115],"most":[4],"important":[5],"property":[6],"of":[7,17,35,56,114,127],"all":[8,104],"complex":[9],"digital":[10],"systems.":[11],"To":[12],"ensure":[13],"computing":[15],"power":[16],"data":[18],"processing":[19,38,100],"systems,":[20],"designers":[21],"have":[22],"solved":[23],"this":[24,108,128],"problem":[25],"by":[26,31,148],"multiplying":[27],"resources":[29],"and":[30,94,112],"using":[32],"different":[33,149],"types":[34],"high-performance":[36],"task-specific":[37],"units":[39,101],"together.":[40],"Systems":[41],"built":[42],"on":[43],"such":[44,57],"a":[45,81,133],"heterogeneous":[46,49],"architecture":[47],"called":[48],"multiprocessor":[50],"systems":[51,58],"(HMS).":[52],"component":[54],"processors":[55],"may":[59,85],"be":[60,69,118,121,142],"not":[61],"only":[62],"general":[63],"purpose":[64],"CPU":[65],"cores,":[66],"but":[67],"can":[68,120],"also":[70],"DSPs,":[71],"GPUs":[72],"or":[73],"any":[74],"custom":[75],"designed":[76,119],"IP":[77],"blocks.":[78],"During":[79],"developing":[80],"HMS,":[82],"designer":[84],"apply":[86],"various":[87],"high":[88],"level":[89],"logic":[90],"synthesis":[91],"(HLS)":[92],"algorithms":[93],"tools":[95],"for":[96,102,136],"determining":[97],"proper":[99],"fulfilling":[103],"requirements.":[106],"In":[107],"way,":[109],"cost":[111],"performance":[113],"system":[116],"to":[117,131],"improved":[122],"significantly.":[123],"main":[125],"aim":[126],"paper":[129],"introduce":[132],"unique":[134],"microarchitecture":[135],"safety":[137],"critical":[138],"applications,":[139],"which":[140],"could":[141],"implemented":[143],"efficiently":[144],"in":[145],"many":[146],"variations":[147],"HLS":[150],"tools.":[151]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}