{"id":"https://openalex.org/W3197837200","doi":"https://doi.org/10.1109/socc49529.2020.9524764","title":"FABLE-DTS: Hardware-Software Co-Design of a Fast and Stable Data Transmission System for FPGAs","display_name":"FABLE-DTS: Hardware-Software Co-Design of a Fast and Stable Data Transmission System for FPGAs","publication_year":2020,"publication_date":"2020-09-08","ids":{"openalex":"https://openalex.org/W3197837200","doi":"https://doi.org/10.1109/socc49529.2020.9524764","mag":"3197837200"},"language":"en","primary_location":{"id":"doi:10.1109/socc49529.2020.9524764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc49529.2020.9524764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 33rd International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004231516","display_name":"Jiabao Gao","orcid":"https://orcid.org/0000-0002-6456-1590"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jia-Bao Gao","raw_affiliation_strings":["State Key Library of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Library of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100696824","display_name":"Jian Wang","orcid":"https://orcid.org/0000-0002-4316-932X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Wang","raw_affiliation_strings":["State Key Library of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Library of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077280198","display_name":"Md Tanvir Arafin","orcid":"https://orcid.org/0000-0002-5179-5216"},"institutions":[{"id":"https://openalex.org/I83909951","display_name":"Morgan State University","ror":"https://ror.org/017d8gk22","country_code":"US","type":"education","lineage":["https://openalex.org/I83909951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Md Tanvir Arafin","raw_affiliation_strings":["Morgan State University, Baltimore, MD, USA"],"affiliations":[{"raw_affiliation_string":"Morgan State University, Baltimore, MD, USA","institution_ids":["https://openalex.org/I83909951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081419061","display_name":"Jinmei Lai","orcid":"https://orcid.org/0009-0003-5238-4720"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jin-Mei Lai","raw_affiliation_strings":["State Key Library of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Library of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5004231516"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25972706,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"207","last_page":"212"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8828144073486328},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7802361249923706},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6242673397064209},{"id":"https://openalex.org/keywords/data-transmission","display_name":"Data transmission","score":0.5846109390258789},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5632747411727905},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5164082646369934},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.4618337154388428},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4446799159049988},{"id":"https://openalex.org/keywords/nios-ii","display_name":"Nios II","score":0.44049888849258423},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4305623471736908},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.28047609329223633},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2188548743724823},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.1648310124874115}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8828144073486328},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7802361249923706},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6242673397064209},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.5846109390258789},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5632747411727905},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5164082646369934},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.4618337154388428},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4446799159049988},{"id":"https://openalex.org/C2781190120","wikidata":"https://www.wikidata.org/wiki/Q438281","display_name":"Nios II","level":3,"score":0.44049888849258423},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4305623471736908},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28047609329223633},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2188548743724823},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.1648310124874115},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc49529.2020.9524764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc49529.2020.9524764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 33rd International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1561909715","https://openalex.org/W2006144085","https://openalex.org/W2112934124","https://openalex.org/W2409045768","https://openalex.org/W2553301358","https://openalex.org/W2602811490","https://openalex.org/W2781264042","https://openalex.org/W2904493762","https://openalex.org/W2904975456"],"related_works":["https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W2348913739","https://openalex.org/W3208151864","https://openalex.org/W3015372806","https://openalex.org/W1564576805","https://openalex.org/W2162623979","https://openalex.org/W2109992022","https://openalex.org/W4254372399","https://openalex.org/W2946438354"],"abstract_inverted_index":{"Developers":[0],"often":[1],"need":[2],"collaborative":[3,20],"execution":[4],"between":[5,31,79],"processors":[6],"and":[7,40,99,125,142,158],"field-programmable":[8],"gate":[9],"arrays":[10],"(FPGAs)":[11],"to":[12,46,73,111,182,186],"meet":[13],"resource-intensive":[14],"computation":[15],"requirements.":[16],"Performance":[17],"of":[18,27,115,138,165,193],"theses":[19],"executions":[21],"depends":[22],"heavily":[23],"on":[24,132],"the":[25,85,113,116,130,149,163,166,173,177,190,194],"efficiency":[26],"simultaneous":[28],"data":[29,42,49],"movement":[30],"multiple":[32],"FPGAs.":[33,81],"Hence,":[34],"this":[35],"paper":[36],"presents":[37],"a":[38,53,59,69,104,133,139,143],"fast":[39],"stable":[41],"transmission":[43,156,188],"system":[44,131,167],"(FABLE-DTS)":[45],"address":[47],"high-speed":[48],"transfer":[50],"issues":[51],"in":[52,168],"multi-FPGA":[54],"environment.":[55],"First,":[56],"we":[57,83,128],"design":[58,175],"Dynamic":[60],"Phase-shift":[61],"Data":[62],"Transmission":[63],"(DPSDTM)":[64],"hardware":[65],"module":[66,107],"along":[67],"with":[68,119],"non-linear":[70],"phase-shift":[71],"method":[72],"obtain":[74],"an":[75],"optimal":[76],"interface":[77,197],"timing":[78],"two":[80],"Then,":[82],"develop":[84],"software":[86],"framework":[87,94],"for":[88,155],"processor-FPGA":[89],"collaboration":[90],"called":[91],"DPSDTM-Linux.":[92],"This":[93],"implements":[95],"memory":[96],"buffer":[97],"allocation":[98],"DPSDTM":[100],"management.":[101],"After":[102],"that,":[103],"bus":[105,121],"bridge":[106],"(BBM)":[108],"is":[109,176],"devised":[110],"ensure":[112],"compatibility":[114],"proposed":[117,150,174],"DTS":[118,180],"different":[120],"types":[122],"(i.e.,":[123,198],"AXI":[124],"PLB).":[126],"Finally,":[127],"evaluate":[129],"custom":[134],"IC-testing":[135],"platform":[136],"consisting":[137],"ZYNQ-7000":[140],"SoC":[141],"Virtex-4":[144],"FPGA.":[145],"We":[146],"find":[147],"that":[148],"FABLE-DTS":[151],"provides":[152],"accurate":[153],"results":[154],"tests":[157],"FPGA":[159],"resources":[160],"tests,":[161],"demonstrating":[162],"stability":[164],"intensive":[169],"computational":[170],"tasks.":[171],"Additionally,":[172],"fastest":[178],"FPGA-processor":[179],"reported":[181],"date,":[183],"supporting":[184],"up":[185],"368.80MB/s":[187],"at":[189],"clock":[191],"frequency":[192],"double-data-rate":[195],"(DDR)":[196],"200MHz).":[199]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}