{"id":"https://openalex.org/W3196965653","doi":"https://doi.org/10.1109/socc49529.2020.9524756","title":"Efficient Metal Inter-Layer Via Utilization Strategies for Three-dimensional Integrated Circuits","display_name":"Efficient Metal Inter-Layer Via Utilization Strategies for Three-dimensional Integrated Circuits","publication_year":2020,"publication_date":"2020-09-08","ids":{"openalex":"https://openalex.org/W3196965653","doi":"https://doi.org/10.1109/socc49529.2020.9524756","mag":"3196965653"},"language":"en","primary_location":{"id":"doi:10.1109/socc49529.2020.9524756","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc49529.2020.9524756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 33rd International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076972812","display_name":"Umamaheswara Rao Tida","orcid":"https://orcid.org/0000-0002-9724-1585"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Umamaheswara Rao Tida","raw_affiliation_strings":["Electrical and Computer Engineering North Dakota State University, Fargo, North Dakota"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering North Dakota State University, Fargo, North Dakota","institution_ids":["https://openalex.org/I57328836"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079887499","display_name":"Madhava Sarma Vemuri","orcid":"https://orcid.org/0000-0002-8883-7790"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Madhava Sarma Vemuri","raw_affiliation_strings":["Electrical and Computer Engineering North Dakota State University, Fargo, North Dakota"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering North Dakota State University, Fargo, North Dakota","institution_ids":["https://openalex.org/I57328836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I57328836"],"apc_list":null,"apc_paid":null,"fwci":1.7891,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.86157645,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"195","last_page":"200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.7370325326919556},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.6493584513664246},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.6219657063484192},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5940865278244019},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5659208297729492},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.5532219409942627},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.5015475749969482},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4923189878463745},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.47078126668930054},{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.45809727907180786},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.450194388628006},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43900078535079956},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.4374554753303528},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4147537052631378},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39919140934944153},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35462647676467896},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2808434069156647},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.21108201146125793},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.20205500721931458}],"concepts":[{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.7370325326919556},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.6493584513664246},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.6219657063484192},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5940865278244019},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5659208297729492},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.5532219409942627},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.5015475749969482},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4923189878463745},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.47078126668930054},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.45809727907180786},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.450194388628006},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43900078535079956},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.4374554753303528},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4147537052631378},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39919140934944153},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35462647676467896},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2808434069156647},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.21108201146125793},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.20205500721931458},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc49529.2020.9524756","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc49529.2020.9524756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 33rd International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1966241942","https://openalex.org/W1969483737","https://openalex.org/W1972638602","https://openalex.org/W1976151090","https://openalex.org/W1998523237","https://openalex.org/W2027125771","https://openalex.org/W2027647972","https://openalex.org/W2091487568","https://openalex.org/W2093502879","https://openalex.org/W2098107502","https://openalex.org/W2129879525","https://openalex.org/W2361718961","https://openalex.org/W2510950183","https://openalex.org/W2585097298","https://openalex.org/W2775005974","https://openalex.org/W2887659151","https://openalex.org/W2899682193","https://openalex.org/W2905199518","https://openalex.org/W2954116083","https://openalex.org/W2976243136","https://openalex.org/W3003644235","https://openalex.org/W3006029030","https://openalex.org/W3083057417","https://openalex.org/W3083524336","https://openalex.org/W4237278439","https://openalex.org/W4285719527","https://openalex.org/W6757257926","https://openalex.org/W6773528246","https://openalex.org/W6782926915"],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W2027159884","https://openalex.org/W1990828594","https://openalex.org/W2333804548","https://openalex.org/W2534942874","https://openalex.org/W3093450488","https://openalex.org/W2549021975","https://openalex.org/W2016589506","https://openalex.org/W2376702355","https://openalex.org/W4385062230"],"abstract_inverted_index":{"Three-dimensional":[0,129],"integrated":[1,9,130],"circuit":[2,131],"(3D-IC)":[3],"technology":[4,20,43,133],"gained":[5],"prominence":[6],"for":[7,94,106,121,242],"future":[8],"chips":[10],"(ICs)":[11],"due":[12],"to":[13,78,117,197,210],"increased":[14],"transistor":[15],"density":[16,81],"at":[17,145],"the":[18,37,45,89,125,143,159,162,168,179,184,224,229,239],"same":[19],"node.":[21],"Conventional":[22],"3D-IC":[23,42],"implementation":[24,98],"involves":[25],"die":[26],"stacking":[27],"with":[28,41,68,167,183,238],"vertical":[29],"interconnects":[30],"realized":[31],"by":[32,84,136,150,176,202,234],"through-silicon-via":[33],"(TSV).":[34],"One":[35],"of":[36,73,99,139,186,206,218,232],"main":[38],"challenges":[39],"associated":[40],"is":[44,134],"TSV":[46,169],"size":[47,53,163],"since":[48],"they":[49],"are":[50,76,104,148],"large":[51],"in":[52,59,170,189],"(100-400x":[54],"larger":[55],"than":[56],"standard":[57],"cells":[58],"45nm":[60],"technology)":[61],"and":[62,142,213],"their":[63],"diameters":[64],"do":[65],"not":[66],"scale":[67],"technology.":[69,245],"In":[70,109],"addition,":[71],"lot":[72],"dummy":[74],"TSVs":[75,116],"inserted":[77],"satisfy":[79],"minimum":[80],"rule":[82],"laid":[83],"foundries":[85],"which":[86],"further":[87],"increases":[88],"overhead.":[90],"Also,":[91],"a":[92],"need":[93],"small":[95,165],"form":[96,118],"factor":[97],"on-chip":[100,119],"devices":[101,144],"especially":[102],"inductors":[103,120],"required":[105],"heterogeneous":[107],"integration.":[108],"this":[110,190],"paper,":[111,191],"we":[112,192],"discuss":[113,194],"about":[114,235],"utilizing":[115],"various":[122],"applications.":[123],"On":[124],"other":[126],"hand,":[127],"monolithic":[128],"(M3D-IC)":[132],"enabled":[135],"sequential":[137],"integration":[138],"substrate":[140,180],"layers":[141,147],"different":[146],"connected":[149],"metal":[151],"inter-layer":[152],"via":[153],"(MIV)":[154],"where":[155],"MIV":[156,177,203,209],"passes":[157],"through":[158,204],"silicon":[160,199,207,230],"but":[161],"very":[164],"compared":[166,237],"3D-ICs.":[171],"The":[172],"effective":[173],"area":[174,231],"occupied":[175],"on":[178],"will":[181,193,227],"increase":[182],"number":[185],"MIVs.":[187],"Therefore,":[188],"efficient":[195],"strategies":[196],"reduce":[198,228],"footprint":[200],"overhead":[201],"reconfiguration":[205],"around":[208],"design":[211],"MIV-capacitor":[212],"MIV-transistor":[214],"devices.":[215],"TCAD":[216],"simulations":[217],"14nm":[219],"channel":[220],"length":[221],"demonstrate":[222],"that":[223],"proposed":[225],"approach":[226,241],"inverter":[233],"24%":[236],"conventional":[240],"transistor-level":[243],"M3D-IC":[244]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}