{"id":"https://openalex.org/W3023310718","doi":"https://doi.org/10.1109/socc46988.2019.1570558499","title":"Cell-based Coherent Design Methodology for Linear and Non-linear Analog Circuits","display_name":"Cell-based Coherent Design Methodology for Linear and Non-linear Analog Circuits","publication_year":2019,"publication_date":"2019-09-01","ids":{"openalex":"https://openalex.org/W3023310718","doi":"https://doi.org/10.1109/socc46988.2019.1570558499","mag":"3023310718"},"language":"en","primary_location":{"id":"doi:10.1109/socc46988.2019.1570558499","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc46988.2019.1570558499","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 32nd IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014956317","display_name":"Debanjana Datta","orcid":"https://orcid.org/0000-0002-1246-2283"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Debanjana Datta","raw_affiliation_strings":["IIEST,Dept. of ETCE,Shibpur,WB,India","Dept. of ETCE, IIEST, Shibpur, WB, India"],"affiliations":[{"raw_affiliation_string":"IIEST,Dept. of ETCE,Shibpur,WB,India","institution_ids":["https://openalex.org/I98365261"]},{"raw_affiliation_string":"Dept. of ETCE, IIEST, Shibpur, WB, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045098175","display_name":"Mousumi Bhanja","orcid":"https://orcid.org/0000-0001-5312-6633"},"institutions":[{"id":"https://openalex.org/I4210116406","display_name":"Central Institute for Women in Agriculture","ror":"https://ror.org/02hbskw66","country_code":"IN","type":"facility","lineage":["https://openalex.org/I4210116406"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mousumi Bhanja","raw_affiliation_strings":["CVRCE,Dept. of ETC,Bhubaneswar,Orissa,India","Dept. of ETC, CVRCE, Bhubaneswar, Orissa, India"],"affiliations":[{"raw_affiliation_string":"CVRCE,Dept. of ETC,Bhubaneswar,Orissa,India","institution_ids":["https://openalex.org/I4210116406"]},{"raw_affiliation_string":"Dept. of ETC, CVRCE, Bhubaneswar, Orissa, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059088770","display_name":"Anirban Chaudhuri","orcid":null},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anirban Chaudhuri","raw_affiliation_strings":["IIEST,Dept. of ETCE,Shibpur,WB,India","Dept. of ETCE, IIEST, Shibpur, WB, India"],"affiliations":[{"raw_affiliation_string":"IIEST,Dept. of ETCE,Shibpur,WB,India","institution_ids":["https://openalex.org/I98365261"]},{"raw_affiliation_string":"Dept. of ETCE, IIEST, Shibpur, WB, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102103819","display_name":"Baidyanath Ray","orcid":null},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Baidyanath Ray","raw_affiliation_strings":["IIEST,Dept. of ETCE,Shibpur,WB,India","Dept. of ETCE, IIEST, Shibpur, WB, India"],"affiliations":[{"raw_affiliation_string":"IIEST,Dept. of ETCE,Shibpur,WB,India","institution_ids":["https://openalex.org/I98365261"]},{"raw_affiliation_string":"Dept. of ETCE, IIEST, Shibpur, WB, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068040643","display_name":"Ayan Banerjee","orcid":"https://orcid.org/0000-0002-4188-7192"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ayan Banerjee","raw_affiliation_strings":["IIEST,Dept. of ETCE,Shibpur,WB,India","Dept. of ETCE, IIEST, Shibpur, WB, India"],"affiliations":[{"raw_affiliation_string":"IIEST,Dept. of ETCE,Shibpur,WB,India","institution_ids":["https://openalex.org/I98365261"]},{"raw_affiliation_string":"Dept. of ETCE, IIEST, Shibpur, WB, India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5014956317"],"corresponding_institution_ids":["https://openalex.org/I98365261"],"apc_list":null,"apc_paid":null,"fwci":0.1956,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.52603816,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"455","last_page":"460"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6504635810852051},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6215819716453552},{"id":"https://openalex.org/keywords/linear-circuit","display_name":"Linear circuit","score":0.56960129737854},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5517626404762268},{"id":"https://openalex.org/keywords/coherence","display_name":"Coherence (philosophical gambling strategy)","score":0.5003116130828857},{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.49565303325653076},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4670148491859436},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43327927589416504},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.41645359992980957},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26226940751075745},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.23588189482688904},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.21999433636665344},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21427318453788757},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20041674375534058},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1798185408115387},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.17890527844429016},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.12633931636810303},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12406399846076965},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09815064072608948}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6504635810852051},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6215819716453552},{"id":"https://openalex.org/C194571574","wikidata":"https://www.wikidata.org/wiki/Q2251187","display_name":"Linear circuit","level":4,"score":0.56960129737854},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5517626404762268},{"id":"https://openalex.org/C2781181686","wikidata":"https://www.wikidata.org/wiki/Q4226068","display_name":"Coherence (philosophical gambling strategy)","level":2,"score":0.5003116130828857},{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.49565303325653076},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4670148491859436},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43327927589416504},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.41645359992980957},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26226940751075745},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.23588189482688904},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.21999433636665344},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21427318453788757},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20041674375534058},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1798185408115387},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.17890527844429016},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.12633931636810303},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12406399846076965},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09815064072608948},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc46988.2019.1570558499","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc46988.2019.1570558499","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 32nd IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1965081201","https://openalex.org/W1978185483","https://openalex.org/W2093890101","https://openalex.org/W2101485851","https://openalex.org/W2118902492","https://openalex.org/W2134124874","https://openalex.org/W2145416189","https://openalex.org/W2155115352","https://openalex.org/W2158920080","https://openalex.org/W2594853235","https://openalex.org/W2753095659","https://openalex.org/W2777765937","https://openalex.org/W4234256097"],"related_works":["https://openalex.org/W1990004508","https://openalex.org/W1972185800","https://openalex.org/W1577209983","https://openalex.org/W2146519243","https://openalex.org/W2126223847","https://openalex.org/W3111330318","https://openalex.org/W1556171578","https://openalex.org/W1550320154","https://openalex.org/W2167859409","https://openalex.org/W2517340991"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"cell":[3],"based":[4,27,46],"design":[5,8,62,77],"methodology,":[6,23],"offering":[7],"coherence":[9,36,78],"of":[10,20,42,71,75],"linear":[11,48,80],"and":[12,34,54,81],"nonlinear":[13,35],"analog":[14],"circuit.":[15],"In":[16],"the":[17,21,40,43,69,72],"kernel":[18],"level":[19],"proposed":[22,73],"operational":[24],"transconductance":[25],"amplifier":[26],"universal":[28],"configurable":[29,44],"block":[30,45],"is":[31,37],"proposed.":[32],"Linear":[33],"justified":[38],"through":[39],"conversion":[41],"multifunction":[47],"filter":[49],"into":[50],"an":[51],"oscillator.":[52],"Reusability":[53],"programmability":[55],"have":[56],"been":[57],"demonstrated":[58],"by":[59],"a":[60],"reconfigurable":[61],"example,":[63],"FPAA.":[64],"Spice":[65],"simulation":[66],"results":[67],"justify":[68],"effectiveness":[70],"methodology":[74],"establishing":[76],"among":[79],"non-linear":[82],"circuit":[83],"along":[84],"with":[85],"inherent":[86],"programmability.":[87]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}