{"id":"https://openalex.org/W3021605194","doi":"https://doi.org/10.1109/socc46988.2019.1570548480","title":"Loop Optimizations of MGS-QRD Algorithm for FPGA High-Level Synthesis","display_name":"Loop Optimizations of MGS-QRD Algorithm for FPGA High-Level Synthesis","publication_year":2019,"publication_date":"2019-09-01","ids":{"openalex":"https://openalex.org/W3021605194","doi":"https://doi.org/10.1109/socc46988.2019.1570548480","mag":"3021605194"},"language":"en","primary_location":{"id":"doi:10.1109/socc46988.2019.1570548480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc46988.2019.1570548480","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 32nd IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051694593","display_name":"Chong Yeam Tan","orcid":null},"institutions":[{"id":"https://openalex.org/I4528857","display_name":"University of Kuala Lumpur","ror":"https://ror.org/026wwrx19","country_code":"MY","type":"education","lineage":["https://openalex.org/I4528857"]},{"id":"https://openalex.org/I4576418","display_name":"University of Technology Malaysia","ror":"https://ror.org/026w31v75","country_code":"MY","type":"education","lineage":["https://openalex.org/I4576418"]}],"countries":["MY"],"is_corresponding":true,"raw_author_name":"Chong Yeam Tan","raw_affiliation_strings":["Embedded System Research Laboratory Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia Kuala Lumpur,Malaysia","Embedded System Research Laboratory Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia Kuala Lumpur, Malaysia"],"affiliations":[{"raw_affiliation_string":"Embedded System Research Laboratory Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia Kuala Lumpur,Malaysia","institution_ids":["https://openalex.org/I4528857","https://openalex.org/I4576418"]},{"raw_affiliation_string":"Embedded System Research Laboratory Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia Kuala Lumpur, Malaysia","institution_ids":["https://openalex.org/I4576418"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018366020","display_name":"Chia Yee Ooi","orcid":"https://orcid.org/0000-0003-2307-4048"},"institutions":[{"id":"https://openalex.org/I4576418","display_name":"University of Technology Malaysia","ror":"https://ror.org/026w31v75","country_code":"MY","type":"education","lineage":["https://openalex.org/I4576418"]},{"id":"https://openalex.org/I4528857","display_name":"University of Kuala Lumpur","ror":"https://ror.org/026wwrx19","country_code":"MY","type":"education","lineage":["https://openalex.org/I4528857"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Chia Yee Ooi","raw_affiliation_strings":["Embedded System Research Laboratory Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia Kuala Lumpur,Malaysia","Embedded System Research Laboratory Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia Kuala Lumpur, Malaysia"],"affiliations":[{"raw_affiliation_string":"Embedded System Research Laboratory Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia Kuala Lumpur,Malaysia","institution_ids":["https://openalex.org/I4528857","https://openalex.org/I4576418"]},{"raw_affiliation_string":"Embedded System Research Laboratory Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia Kuala Lumpur, Malaysia","institution_ids":["https://openalex.org/I4576418"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103880724","display_name":"Nordinah Ismail","orcid":null},"institutions":[{"id":"https://openalex.org/I4576418","display_name":"University of Technology Malaysia","ror":"https://ror.org/026w31v75","country_code":"MY","type":"education","lineage":["https://openalex.org/I4576418"]},{"id":"https://openalex.org/I4528857","display_name":"University of Kuala Lumpur","ror":"https://ror.org/026wwrx19","country_code":"MY","type":"education","lineage":["https://openalex.org/I4528857"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Nordinah Ismail","raw_affiliation_strings":["Embedded System Research Laboratory Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia Kuala Lumpur,Malaysia","Embedded System Research Laboratory Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia Kuala Lumpur, Malaysia"],"affiliations":[{"raw_affiliation_string":"Embedded System Research Laboratory Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia Kuala Lumpur,Malaysia","institution_ids":["https://openalex.org/I4528857","https://openalex.org/I4576418"]},{"raw_affiliation_string":"Embedded System Research Laboratory Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia Kuala Lumpur, Malaysia","institution_ids":["https://openalex.org/I4576418"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5051694593"],"corresponding_institution_ids":["https://openalex.org/I4528857","https://openalex.org/I4576418"],"apc_list":null,"apc_paid":null,"fwci":0.7223,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71080094,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"138","last_page":"143"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/qr-decomposition","display_name":"QR decomposition","score":0.7749461531639099},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.73006272315979},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6948302984237671},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6209487318992615},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5582700967788696},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4876021444797516},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4724319875240326},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4490962624549866},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.4310583472251892},{"id":"https://openalex.org/keywords/decomposition","display_name":"Decomposition","score":0.42822057008743286},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33783772587776184},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2553665041923523}],"concepts":[{"id":"https://openalex.org/C188060507","wikidata":"https://www.wikidata.org/wiki/Q653242","display_name":"QR decomposition","level":3,"score":0.7749461531639099},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.73006272315979},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6948302984237671},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6209487318992615},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5582700967788696},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4876021444797516},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4724319875240326},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4490962624549866},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.4310583472251892},{"id":"https://openalex.org/C124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","level":2,"score":0.42822057008743286},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33783772587776184},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2553665041923523},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C158693339","wikidata":"https://www.wikidata.org/wiki/Q190524","display_name":"Eigenvalues and eigenvectors","level":2,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc46988.2019.1570548480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc46988.2019.1570548480","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 32nd IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1494930385","https://openalex.org/W1587654378","https://openalex.org/W2061627078","https://openalex.org/W2107971525","https://openalex.org/W2111390700","https://openalex.org/W2133427951","https://openalex.org/W2166762017","https://openalex.org/W2343695530","https://openalex.org/W2480592112","https://openalex.org/W2578802536","https://openalex.org/W2587930272","https://openalex.org/W2758252482","https://openalex.org/W2782009593","https://openalex.org/W2789139117","https://openalex.org/W6684386154"],"related_works":["https://openalex.org/W1485846902","https://openalex.org/W3037218165","https://openalex.org/W2982181895","https://openalex.org/W1980464854","https://openalex.org/W2739115385","https://openalex.org/W2390348052","https://openalex.org/W2065566231","https://openalex.org/W1978911128","https://openalex.org/W1924077319","https://openalex.org/W2619340758"],"abstract_inverted_index":{"The":[0,62],"best-known":[1,71],"Modified":[2],"Gram-Schmidt":[3],"QR":[4,59],"decomposition":[5,60],"(MGS-QRD)":[6],"algorithm":[7,35,49,106],"contains":[8],"many":[9],"dependency":[10],"problems":[11],"in":[12,107,133],"the":[13,23,28,46,53,70,91,103,108,124],"aspects":[14],"of":[15,90,102],"data,":[16],"memory,":[17],"loop":[18],"and":[19,40,56,95,116],"control":[20],"that":[21],"hinder":[22],"high-level":[24],"synthesis":[25],"from":[26],"optimizing":[27],"algorithm.":[29,73],"So,":[30],"we":[31,82],"present":[32,45],"a":[33],"well-formed":[34],"structure":[36],"to":[37,50,75,122],"reduce":[38,52],"latency":[39],"hardware":[41],"resources.":[42],"We":[43],"also":[44,120],"second":[47,104],"MGS-QRD":[48],"further":[51],"DSP":[54],"usage":[55],"support":[57],"bigger":[58],"size.":[61],"proposed":[63,93,105],"algorithms":[64],"achieve":[65,83],"better":[66],"overall":[67],"performance":[68],"than":[69],"MGSQRD":[72],"Mapped":[74],"an":[76,86,98,128],"Intel":[77],"Arria":[78],"10":[79],"FPGA":[80],"device,":[81],"0.53us":[84],"for":[85,97],"8x8":[87,99],"real":[88,100],"QRD":[89,101,134],"first":[92],"algorithm,":[94],"0.59us":[96],"implemented":[109],"system":[110],"latency.":[111],"Various":[112],"HLS":[113],"optimization":[114],"steps":[115],"dependence":[117],"analysis":[118],"are":[119],"provided":[121],"improve":[123],"performance,":[125],"it":[126],"shows":[127],"approximately":[129],"44":[130],"times":[131],"increase":[132],"throughput.":[135]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}