{"id":"https://openalex.org/W2804672910","doi":"https://doi.org/10.1109/socc46988.2019.1570544215","title":"Accelerating Binary-Matrix Multiplication on FPGA","display_name":"Accelerating Binary-Matrix Multiplication on FPGA","publication_year":2019,"publication_date":"2019-09-01","ids":{"openalex":"https://openalex.org/W2804672910","doi":"https://doi.org/10.1109/socc46988.2019.1570544215","mag":"2804672910"},"language":"en","primary_location":{"id":"doi:10.1109/socc46988.2019.1570544215","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc46988.2019.1570544215","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 32nd IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074456876","display_name":"Debjyoti Bhattacharjee","orcid":"https://orcid.org/0000-0001-6561-8934"},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]},{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG","US"],"is_corresponding":true,"raw_author_name":"Debjyoti Bhattacharjee","raw_affiliation_strings":["Nanyang Technological University,Hardware and Embedded Systems Laboratory, School of Computer Science and Engineering,Singapore","Hardware and Embedded Systems Laboratory, School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University,Hardware and Embedded Systems Laboratory, School of Computer Science and Engineering,Singapore","institution_ids":["https://openalex.org/I172675005","https://openalex.org/I4210145666"]},{"raw_affiliation_string":"Hardware and Embedded Systems Laboratory, School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089860351","display_name":"Anupam Chattopadhyay","orcid":"https://orcid.org/0000-0002-8818-6983"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]},{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["SG","US"],"is_corresponding":false,"raw_author_name":"Anupam Chattopadhyay","raw_affiliation_strings":["Nanyang Technological University,Hardware and Embedded Systems Laboratory, School of Computer Science and Engineering,Singapore","Hardware and Embedded Systems Laboratory, School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University,Hardware and Embedded Systems Laboratory, School of Computer Science and Engineering,Singapore","institution_ids":["https://openalex.org/I172675005","https://openalex.org/I4210145666"]},{"raw_affiliation_string":"Hardware and Embedded Systems Laboratory, School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089362041","display_name":"Ricardo Jack Liwongan","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]},{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["SG","US"],"is_corresponding":false,"raw_author_name":"Ricardo Jack Liwongan","raw_affiliation_strings":["Nanyang Technological University,Hardware and Embedded Systems Laboratory, School of Computer Science and Engineering,Singapore","Hardware and Embedded Systems Laboratory, School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University,Hardware and Embedded Systems Laboratory, School of Computer Science and Engineering,Singapore","institution_ids":["https://openalex.org/I172675005","https://openalex.org/I4210145666"]},{"raw_affiliation_string":"Hardware and Embedded Systems Laboratory, School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5074456876"],"corresponding_institution_ids":["https://openalex.org/I172675005","https://openalex.org/I4210145666"],"apc_list":null,"apc_paid":null,"fwci":0.3537,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60407852,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"254","last_page":"259"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6466469764709473},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.6409412026405334},{"id":"https://openalex.org/keywords/matrix-multiplication","display_name":"Matrix multiplication","score":0.6081782579421997},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5967556238174438},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.592620313167572},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44919466972351074},{"id":"https://openalex.org/keywords/matrix","display_name":"Matrix (chemical analysis)","score":0.435351699590683},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3847918212413788},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23241358995437622},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16626057028770447},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10649839043617249},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.10115739703178406},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.06885907053947449}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6466469764709473},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.6409412026405334},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.6081782579421997},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5967556238174438},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.592620313167572},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44919466972351074},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.435351699590683},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3847918212413788},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23241358995437622},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16626057028770447},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10649839043617249},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.10115739703178406},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.06885907053947449},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc46988.2019.1570544215","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc46988.2019.1570544215","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 32nd IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1644436786","https://openalex.org/W1979740015","https://openalex.org/W2025063099","https://openalex.org/W2035476608","https://openalex.org/W2038073775","https://openalex.org/W2075536906","https://openalex.org/W2082292996","https://openalex.org/W2134027842","https://openalex.org/W2137572956","https://openalex.org/W2137695220","https://openalex.org/W2165376228","https://openalex.org/W2494486488","https://openalex.org/W2511469654","https://openalex.org/W2545919726","https://openalex.org/W2549611048","https://openalex.org/W2561373036","https://openalex.org/W2602207927","https://openalex.org/W2621991888","https://openalex.org/W3104771653","https://openalex.org/W6723757248"],"related_works":["https://openalex.org/W3099313426","https://openalex.org/W4287593139","https://openalex.org/W2036954759","https://openalex.org/W2057797376","https://openalex.org/W2090319426","https://openalex.org/W752783541","https://openalex.org/W4236853365","https://openalex.org/W2506252583","https://openalex.org/W1506547947","https://openalex.org/W2048249848"],"abstract_inverted_index":{"Matrix":[0],"multiplication":[1,26,134],"is":[2,68,125],"required":[3],"for":[4,40,49,107,142],"a":[5,69],"wide":[6],"variety":[7],"of":[8,19,55,76,89,104,131],"applications,":[9],"including":[10],"data":[11],"mining,":[12],"linear":[13],"algebra,":[14],"graph":[15],"transformations,":[16],"etc.":[17],"Most":[18],"the":[20,41,77,123],"existing":[21,129],"works":[22,130],"to":[23,138],"accelerate":[24],"matrix":[25,51,117,144],"have":[27],"focused":[28],"on":[29,135],"matrices":[30],"with":[31,85,92,113],"floating":[32,132],"point":[33,133],"elements.":[34],"In":[35],"this":[36],"work,":[37],"we":[38],"propose":[39],"first":[42],"time":[43],"an":[44],"FPGA":[45],"based":[46],"accelerator":[47],"architecture":[48,81],"binary":[50,143],"multiplication.":[52,145],"It":[53],"consists":[54],"processing":[56,90],"elements":[57],"laid":[58],"out":[59],"in":[60,87,95],"regular":[61],"tiled":[62],"manner.":[63],"The":[64,80,98,119],"communication":[65],"structure":[66],"used":[67],"torus.":[70],"We":[71],"undertook":[72],"detailed":[73],"experimental":[74],"study":[75],"proposed":[78,99],"architecture.":[79],"shows":[82],"excellent":[83],"scalability":[84],"increase":[86],"number":[88],"elements,":[91],"minimal":[93],"drop":[94],"operating":[96],"frequency.":[97],"system":[100,124],"achieves":[101],"maximum":[102],"throughput":[103],"1120":[105],"Gops":[106],"4":[108,110],"x":[109,115],"network":[111],"size":[112],"2048":[114,116],"size.":[118],"performance":[120],"achieved":[121],"by":[122],"considerably":[126],"higher":[127],"than":[128],"FPGAs,":[136],"due":[137],"optimized":[139],"PE":[140],"design":[141]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}