{"id":"https://openalex.org/W2912090469","doi":"https://doi.org/10.1109/socc.2018.8618543","title":"A Low-Area, Low-Power, and Low-Leakage Error-Detecting Latch for Timing-Error Resilient System Designs","display_name":"A Low-Area, Low-Power, and Low-Leakage Error-Detecting Latch for Timing-Error Resilient System Designs","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2912090469","doi":"https://doi.org/10.1109/socc.2018.8618543","mag":"2912090469"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2018.8618543","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618543","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012144597","display_name":"Chien\u2010Tung Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Tung Liu","raw_affiliation_strings":["Department of EE and SoC, Chung-Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE and SoC, Chung-Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048189547","display_name":"Zhe-Wei Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Zhe-Wei Chang","raw_affiliation_strings":["Department of EE and SoC, Chung-Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE and SoC, Chung-Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061419643","display_name":"Shih-Nung Wei","orcid":"https://orcid.org/0000-0003-0401-690X"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Nung Wei","raw_affiliation_strings":["Department of EE and SoC, Chung-Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE and SoC, Chung-Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027661271","display_name":"Jinn\u2010Shyan Wang","orcid":"https://orcid.org/0000-0001-7638-0802"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jinn-Shyan Wang","raw_affiliation_strings":["Department of EE and SoC, Chung-Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE and SoC, Chung-Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102077864","display_name":"Tay\u2013Jyi Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tay-Jyi Lin","raw_affiliation_strings":["Department of CS and SoC, Chung-Cheng University, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of CS and SoC, Chung-Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I148099254"],"apc_list":null,"apc_paid":null,"fwci":0.3896,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.56897526,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5850527286529541},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5630161762237549},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5519046187400818},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5489878058433533},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.543657660484314},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5301901698112488},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5204989314079285},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5185947418212891},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48199406266212463},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.48136240243911743},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4701283872127533},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.42424309253692627},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.41627931594848633},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.40047159790992737},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3511372208595276},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.32587242126464844},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23892560601234436},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06877222657203674}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5850527286529541},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5630161762237549},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5519046187400818},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5489878058433533},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.543657660484314},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5301901698112488},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5204989314079285},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5185947418212891},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48199406266212463},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.48136240243911743},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4701283872127533},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.42424309253692627},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.41627931594848633},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.40047159790992737},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3511372208595276},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.32587242126464844},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23892560601234436},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06877222657203674},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2018.8618543","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618543","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2015917466","https://openalex.org/W2025340565","https://openalex.org/W2039559700","https://openalex.org/W2043428689","https://openalex.org/W2082597509","https://openalex.org/W2102587899","https://openalex.org/W2106648230","https://openalex.org/W2156667996","https://openalex.org/W2174721295","https://openalex.org/W2289333215","https://openalex.org/W2323283202","https://openalex.org/W2735184371","https://openalex.org/W2761878354","https://openalex.org/W6660155203"],"related_works":["https://openalex.org/W2525077515","https://openalex.org/W2118152793","https://openalex.org/W2141625582","https://openalex.org/W4388000032","https://openalex.org/W2564437568","https://openalex.org/W2080140894","https://openalex.org/W2107916809","https://openalex.org/W629662700","https://openalex.org/W2073479284","https://openalex.org/W2968761826"],"abstract_inverted_index":{"The":[0,81,151],"error-detecting":[1],"latch":[2,8],"(EDL),":[3],"which":[4,90],"consists":[5],"of":[6,21,95,109],"a":[7,10,30,60,87,92],"and":[9,47,69,72,97,132,135,140,164],"transition":[11],"detector":[12],"(TD),":[13],"is":[14,35,127],"the":[15,19,38,65,107,124,148,156,170],"key":[16],"circuit":[17],"to":[18,28,40,77,86,147],"success":[20],"timing-error":[22],"resilient":[23],"system":[24],"design.":[25],"In":[26],"order":[27],"realize":[29],"truly":[31],"variation-resilient":[32],"design,":[33],"it":[34],"imperative":[36],"for":[37,115],"EDL":[39,62,117,126,153],"have":[41],"low":[42],"overheads":[43],"in":[44,106,119,130,138,145,160],"area,":[45,131],"power,":[46],"leakage":[48,73,141,165],"while":[49],"maintaining":[50],"robustness":[51],"across":[52],"all":[53,78],"process/voltage/temperature":[54],"(PVT)":[55],"corners.":[56],"This":[57],"paper":[58],"proposes":[59],"new":[61,88],"that":[63,123],"achieves":[64,133],"lowest":[66,70],"layout":[67],"area":[68],"active":[71,139],"power":[74,142,163],"consumption":[75],"compared":[76],"previous":[79],"EDLs.":[80],"excellent":[82],"features":[83],"are":[84],"due":[85],"TD,":[89],"requires":[91],"small":[93],"number":[94],"transistors":[96],"whose":[98],"logic":[99],"style":[100],"allows":[101],"minimum":[102,171],"transistor":[103],"sizing":[104],"even":[105],"event":[108],"serious":[110],"PVT":[111],"variations.":[112],"Post-layout":[113],"simulations":[114],"various":[116],"designs":[118],"28-nm":[120],"CMOS":[121],"show":[122],"proposed":[125,152],"26%":[128],"smaller":[129],"4%":[134],"33%":[136],"reduction":[137,166],"consumption,":[143],"respectively,":[144],"comparison":[146],"state-of-the-art":[149],"EDL.":[150],"also":[154],"shows":[155],"best":[157],"voltage":[158,173],"scalability":[159],"achieving":[161],"higher":[162],"when":[167],"operating":[168],"at":[169],"supply":[172],"(Vmin).":[174]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}