{"id":"https://openalex.org/W2915046390","doi":"https://doi.org/10.1109/socc.2018.8618532","title":"Reconfigurable Clock Generator with Wide Frequency Range and Single-Cycle Phase and Frequency Switching","display_name":"Reconfigurable Clock Generator with Wide Frequency Range and Single-Cycle Phase and Frequency Switching","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2915046390","doi":"https://doi.org/10.1109/socc.2018.8618532","mag":"2915046390"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2018.8618532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618532","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035822332","display_name":"Keyvan Ramezanpour","orcid":"https://orcid.org/0000-0003-3552-1220"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keyvan Ramezanpour","raw_affiliation_strings":["dept. electrical and computer engineering (ECE) Virginia Tech, Blacksburg, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"dept. electrical and computer engineering (ECE) Virginia Tech, Blacksburg, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023573709","display_name":"Paul Ampadu","orcid":"https://orcid.org/0000-0002-8547-308X"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul Ampadu","raw_affiliation_strings":["dept. electrical and computer engineering (ECE) Virginia Tech, Blacksburg, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"dept. electrical and computer engineering (ECE) Virginia Tech, Blacksburg, USA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":0.1309,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52929302,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"206","last_page":"212"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.798516035079956},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7420356273651123},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6882517337799072},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6761971712112427},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6684409976005554},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5914144515991211},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5828527808189392},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5314630270004272},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5190913677215576},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5158747434616089},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4878387749195099},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.46361595392227173},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.458047091960907},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.44738414883613586},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.30790871381759644},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21589094400405884},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19429823756217957},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.08181372284889221}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.798516035079956},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7420356273651123},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6882517337799072},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6761971712112427},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6684409976005554},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5914144515991211},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5828527808189392},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5314630270004272},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5190913677215576},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5158747434616089},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4878387749195099},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.46361595392227173},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.458047091960907},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.44738414883613586},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.30790871381759644},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21589094400405884},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19429823756217957},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.08181372284889221}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2018.8618532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618532","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1548579702","https://openalex.org/W1991991600","https://openalex.org/W1997033495","https://openalex.org/W2017720909","https://openalex.org/W2082715750","https://openalex.org/W2131308327","https://openalex.org/W2138852229","https://openalex.org/W2497661072","https://openalex.org/W2523577972","https://openalex.org/W2529252381","https://openalex.org/W2588467645","https://openalex.org/W2594678906","https://openalex.org/W2615504945","https://openalex.org/W2790961995","https://openalex.org/W2792189667","https://openalex.org/W2793132439","https://openalex.org/W3152354064","https://openalex.org/W4246334093","https://openalex.org/W6749249617"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2040807843","https://openalex.org/W2559451387","https://openalex.org/W2143420037","https://openalex.org/W2169622190","https://openalex.org/W3013924136","https://openalex.org/W2117814846","https://openalex.org/W2171851068","https://openalex.org/W2109769979"],"abstract_inverted_index":{"Reconfigurable":[0],"clock":[1,12,33,65,68,81,102,137],"generators":[2],"are":[3],"critical":[4],"for":[5],"future":[6],"heterogeneous":[7],"VLSI":[8],"systems.":[9],"Often,":[10],"system":[11],"frequency":[13,113,131],"is":[14,104,133,159],"adapted":[15,146],"to":[16,22,42,62,94,118,127,170],"various":[17],"working":[18],"conditions,":[19],"in":[20,106,163],"order":[21],"improve":[23],"performance":[24],"under":[25],"limited":[26],"power":[27,122],"budget.":[28],"We":[29],"propose":[30],"a":[31,73,148],"multiphase":[32],"generator":[34,103],"with":[35,47,83,121,147],"reconfigurable":[36],"phase":[37,44,55,141],"spacing":[38,56],"that":[39,78],"allows":[40],"adaptation":[41],"both":[43],"and":[45,86,91,139,142],"frequency,":[46],"fine":[48,84],"resolution,":[49],"of":[50,72,151],"the":[51,58,88,140,155,167],"synthesized":[52,112],"clock.":[53],"The":[54,67,101,111,130],"provides":[57],"base":[59],"time":[60],"unit":[61],"synthesize":[63],"individual":[64,80],"periods.":[66],"synthesis":[69],"logic":[70,89],"consists":[71],"simple":[74],"programmable":[75],"shift":[76],"register":[77],"generates":[79],"periods":[82],"granularity":[85],"reduces":[87],"depth":[90],"delay,":[92],"compared":[93],"previous":[95],"Direct":[96],"Period":[97],"Synthesis":[98],"(DPS)":[99],"methods.":[100],"implemented":[105],"15":[107],"nm":[108],"FinFET":[109],"technology.":[110],"can":[114,144],"range":[115],"between":[116],"1.57":[117],"13":[119],"GHz,":[120],"consumption":[123],"ranging":[124],"from":[125],"0.7":[126],"3":[128],"mW.":[129],"switching":[132],"achieved":[134],"within":[135],"one":[136],"cycle,":[138],"period":[143,156],"be":[145],"theoretical":[149],"resolution":[150,169],"1":[152],"ps;":[153],"however,":[154],"jitter,":[157],"which":[158],"less":[160],"than":[161],"1ps":[162],"our":[164],"design,":[165],"limits":[166],"practical":[168],"1.5":[171],"ps.":[172]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}