{"id":"https://openalex.org/W2911504462","doi":"https://doi.org/10.1109/socc.2018.8618516","title":"Co-Optimizing CPUs and Accelerators in Constrained Systems","display_name":"Co-Optimizing CPUs and Accelerators in Constrained Systems","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2911504462","doi":"https://doi.org/10.1109/socc.2018.8618516","mag":"2911504462"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2018.8618516","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618516","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058611843","display_name":"Alec Roelke","orcid":"https://orcid.org/0000-0001-5222-483X"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alec Roelke","raw_affiliation_strings":["Dept. of Electrical Engineering, University of Virginia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, University of Virginia","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068766978","display_name":"Mircea R. Stan","orcid":"https://orcid.org/0000-0003-0577-9976"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mircea R. Stan","raw_affiliation_strings":["Dept. of Electrical Engineering, University of Virginia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, University of Virginia","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I51556381"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.18052312,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"254","last_page":"259"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8288041949272156},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.6529088616371155},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5659034848213196},{"id":"https://openalex.org/keywords/performance-metric","display_name":"Performance metric","score":0.422376424074173},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.41445326805114746},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39540842175483704},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39462214708328247},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29264506697654724}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8288041949272156},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.6529088616371155},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5659034848213196},{"id":"https://openalex.org/C2780898871","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Performance metric","level":2,"score":0.422376424074173},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.41445326805114746},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39540842175483704},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39462214708328247},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29264506697654724},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2018.8618516","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618516","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1499170180","https://openalex.org/W1880262756","https://openalex.org/W1922655562","https://openalex.org/W1964155876","https://openalex.org/W1970967350","https://openalex.org/W1981153984","https://openalex.org/W2050510749","https://openalex.org/W2078726412","https://openalex.org/W2102543317","https://openalex.org/W2117130368","https://openalex.org/W2133834148","https://openalex.org/W2141125852","https://openalex.org/W2147657366","https://openalex.org/W2162385899","https://openalex.org/W2163605009","https://openalex.org/W2170382128","https://openalex.org/W2293746900","https://openalex.org/W2513554817","https://openalex.org/W2745273382","https://openalex.org/W3148444620","https://openalex.org/W4230706651","https://openalex.org/W4231510805","https://openalex.org/W4249553981","https://openalex.org/W6639619044","https://openalex.org/W6640090968","https://openalex.org/W6684191040"],"related_works":["https://openalex.org/W2000785801","https://openalex.org/W986318368","https://openalex.org/W2384410913","https://openalex.org/W2352878646","https://openalex.org/W2004734601","https://openalex.org/W2130149817","https://openalex.org/W2990194547","https://openalex.org/W2581194990","https://openalex.org/W2981571852","https://openalex.org/W2971684196"],"abstract_inverted_index":{"The":[0],"rapid":[1],"rise":[2],"in":[3,152],"popularity":[4],"of":[5,12,30,41,79,102,110,155],"machine":[6],"learning":[7],"techniques":[8],"to":[9,37,50,57,138,178],"mimic":[10],"functionalities":[11],"human":[13],"cognition":[14],"and":[15,54,62,105,141,148,171,181],"solve":[16],"problems":[17],"such":[18],"as":[19],"natural":[20],"language":[21],"processing":[22],"has":[23,47],"driven":[24],"a":[25,130],"push":[26],"toward":[27],"the":[28,39,77,80,84,94,98,103,107,111,144,153,159],"creation":[29],"application-specific":[31],"accelerators":[32,53],"included":[33],"alongside":[34],"general-purpose":[35],"CPUs":[36],"improve":[38],"performance":[40,101],"inference":[42],"applications.":[43],"While":[44],"significant":[45,117],"work":[46],"been":[48],"done":[49],"model":[51],"these":[52],"create":[55],"ways":[56],"explore":[58],"their":[59],"design":[60,112],"spaces":[61],"have":[63],"even":[64],"incorporated":[65],"external":[66],"effects":[67],"like":[68],"data":[69],"transfer":[70],"latency,":[71],"they":[72],"do":[73],"not":[74],"account":[75],"for":[76],"portion":[78],"workload":[81],"running":[82,114,128],"on":[83,119,129,187],"CPU.":[85],"When":[86],"designing":[87],"an":[88,135],"electronic":[89],"system":[90,133],"under":[91],"constraints,":[92],"prioritizing":[93],"accelerator":[95,136],"can":[96,150,173],"harm":[97],"power":[99],"or":[100],"CPU":[104],"reduce":[106],"overall":[108,145],"quality":[109],"when":[113],"workloads":[115,127],"with":[116,134],"components":[118],"it.":[120],"In":[121],"this":[122,164],"work,":[123],"we":[124,166],"present":[125],"several":[126],"RISC-":[131],"V":[132],"tailored":[137],"each":[139,188],"one":[140],"show":[142,167],"how":[143],"power,":[146,169],"performance,":[147,170],"area":[149,172],"benefit":[151],"presence":[154],"constraints":[156,186],"by":[157,176],"co-designing":[158],"two":[160],"parts.":[161],"By":[162],"using":[163],"methodology,":[165],"that":[168],"be":[174],"improved":[175],"up":[177],"66%,":[179],"40%,":[180],"25":[182],"%,":[183],"respectively,":[184],"given":[185],"metric.":[189]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}