{"id":"https://openalex.org/W2912063193","doi":"https://doi.org/10.1109/socc.2018.8618503","title":"Performance Modeling of VIA-Switch FPGA for Device-Circuit-Architecture Co-Optimization","display_name":"Performance Modeling of VIA-Switch FPGA for Device-Circuit-Architecture Co-Optimization","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2912063193","doi":"https://doi.org/10.1109/socc.2018.8618503","mag":"2912063193"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2018.8618503","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618503","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041867502","display_name":"Tatsuhiro Higuchi","orcid":null},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tatsuhiro Higuchi","raw_affiliation_strings":["Kyoto University, Graduate School of Informatics, Yoshida-honmachi, Sakyo-ku, Kyoto, 606-8501, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyoto University, Graduate School of Informatics, Yoshida-honmachi, Sakyo-ku, Kyoto, 606-8501, JAPAN","institution_ids":["https://openalex.org/I22299242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022726556","display_name":"Tohru Ishihara","orcid":"https://orcid.org/0000-0002-1650-9958"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tohru Ishihara","raw_affiliation_strings":["Kyoto University, Graduate School of Informatics, Yoshida-honmachi, Sakyo-ku, Kyoto, 606-8501, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyoto University, Graduate School of Informatics, Yoshida-honmachi, Sakyo-ku, Kyoto, 606-8501, JAPAN","institution_ids":["https://openalex.org/I22299242"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026865951","display_name":"Hidetoshi Onodera","orcid":"https://orcid.org/0000-0001-5198-0668"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hidetoshi Onodera","raw_affiliation_strings":["Kyoto University, Graduate School of Informatics, Yoshida-honmachi, Sakyo-ku, Kyoto, 606-8501, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyoto University, Graduate School of Informatics, Yoshida-honmachi, Sakyo-ku, Kyoto, 606-8501, JAPAN","institution_ids":["https://openalex.org/I22299242"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I22299242"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.25300806,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"13","issue":null,"first_page":"112","last_page":"117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7500523328781128},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5846373438835144},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5184276103973389},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5109459757804871},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5079150795936584},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4442176818847656},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.44060418009757996},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4399567246437073},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4207497239112854},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37793856859207153},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26959800720214844},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2589080333709717}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7500523328781128},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5846373438835144},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5184276103973389},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5109459757804871},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5079150795936584},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4442176818847656},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.44060418009757996},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4399567246437073},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4207497239112854},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37793856859207153},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26959800720214844},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2589080333709717},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2018.8618503","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618503","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309074","display_name":"Cadence Design Systems","ror":"https://ror.org/04w8xa018"},{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"},{"id":"https://openalex.org/F4320338075","display_name":"Core Research for Evolutional Science and Technology","ror":"https://ror.org/00097mb19"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1999085092","https://openalex.org/W2108368155","https://openalex.org/W2125788370","https://openalex.org/W2289614226","https://openalex.org/W2525640984","https://openalex.org/W2790748426"],"related_works":["https://openalex.org/W4399458808","https://openalex.org/W2367348190","https://openalex.org/W594316872","https://openalex.org/W2831860248","https://openalex.org/W2367794224","https://openalex.org/W2072850836","https://openalex.org/W1968650434","https://openalex.org/W2105610663","https://openalex.org/W1996607072","https://openalex.org/W2120472031"],"abstract_inverted_index":{"This":[0],"paper":[1],"discusses":[2],"performance":[3,37],"modeling":[4],"for":[5,20,83,95],"FPGA":[6,52],"(Field":[7],"Programmable":[8],"Gate":[9],"Array)":[10],"which":[11,57],"uses":[12],"an":[13],"emerging":[14],"switching":[15],"device":[16,46],"called":[17],"a":[18,62,72],"via-switch":[19],"programmable":[21],"interconnects":[22],"and":[23,54,87,92],"logic":[24],"configurations.":[25],"With":[26],"the":[27,34,79,84,88],"derived":[28],"model,":[29],"we":[30],"can":[31],"evaluate":[32],"how":[33],"overall":[35],"chip-level":[36],"is":[38],"affected":[39],"by":[40],"various":[41],"design":[42],"parameters":[43],"such":[44,77],"as":[45,78],"characteristics,":[47],"threshold":[48,80],"voltages,":[49],"layout":[50],"structures,":[51],"architectures,":[53],"so":[55],"on,":[56],"enables":[58],"device-circuit-architecture":[59],"co-optimization":[60],"under":[61],"target":[63],"fabrication":[64],"process.":[65],"Performance":[66],"optimization":[67],"examples":[68],"are":[69],"shown":[70],"assuming":[71],"65":[73],"nm":[74],"CMOS":[75],"process":[76],"voltage":[81],"turnings":[82],"minimum":[85,89],"energy":[86,96],"ED-product":[90],"operations,":[91],"cross-point":[93],"decimation":[94],"reduction.":[97]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}