{"id":"https://openalex.org/W2913329215","doi":"https://doi.org/10.1109/socc.2018.8618500","title":"Optimized Counter-Based Multi-Ported Memory Architectures for Next-Generation FPGAs","display_name":"Optimized Counter-Based Multi-Ported Memory Architectures for Next-Generation FPGAs","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2913329215","doi":"https://doi.org/10.1109/socc.2018.8618500","mag":"2913329215"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2018.8618500","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049558500","display_name":"S. Navid Shahrouzi","orcid":"https://orcid.org/0000-0002-9135-6963"},"institutions":[{"id":"https://openalex.org/I888729015","display_name":"University of Colorado Colorado Springs","ror":"https://ror.org/054spjc55","country_code":"US","type":"education","lineage":["https://openalex.org/I888729015"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Navid Shahrouzi","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Colorado Colorado Springs, Colorado Springs, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Colorado Colorado Springs, Colorado Springs, USA","institution_ids":["https://openalex.org/I888729015"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091607086","display_name":"Darshika G. Perera","orcid":"https://orcid.org/0000-0001-9106-4381"},"institutions":[{"id":"https://openalex.org/I888729015","display_name":"University of Colorado Colorado Springs","ror":"https://ror.org/054spjc55","country_code":"US","type":"education","lineage":["https://openalex.org/I888729015"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Darshika G. Perera","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Colorado Colorado Springs, Colorado Springs, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Colorado Colorado Springs, Colorado Springs, USA","institution_ids":["https://openalex.org/I888729015"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I888729015"],"apc_list":null,"apc_paid":null,"fwci":2.2031,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.89000467,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"106","last_page":"111"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.9682629108428955},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7901178598403931},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.707182765007019},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6783537864685059},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.558392345905304},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5245280861854553},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.45723801851272583},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4204620122909546},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.126444011926651},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.08004170656204224}],"concepts":[{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.9682629108428955},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7901178598403931},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.707182765007019},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6783537864685059},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.558392345905304},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5245280861854553},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.45723801851272583},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4204620122909546},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.126444011926651},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08004170656204224}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2018.8618500","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.47999998927116394,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2027069801","https://openalex.org/W2093994565","https://openalex.org/W2097537332","https://openalex.org/W2123051253","https://openalex.org/W2137545744","https://openalex.org/W2416339071","https://openalex.org/W2469520437","https://openalex.org/W2730439614","https://openalex.org/W2739962869","https://openalex.org/W6720481439"],"related_works":["https://openalex.org/W1499552465","https://openalex.org/W2060842013","https://openalex.org/W1595947298","https://openalex.org/W2046981720","https://openalex.org/W2336396584","https://openalex.org/W2002703587","https://openalex.org/W2980006224","https://openalex.org/W2952101039","https://openalex.org/W2143856661","https://openalex.org/W2500966423"],"abstract_inverted_index":{"With":[0,92],"the":[1,55,64,102,107,122,133,140],"dramatic":[2],"increase":[3],"in":[4,34,139],"utilization":[5],"of":[6,24,44,54,75],"FPGAs":[7,22,27],"to":[8,40,63,70,121],"accelerate":[9],"compute/data":[10],"intensive":[11],"applications":[12],"on":[13],"embedded":[14],"platforms,":[15],"providing":[16],"customized/optimized":[17],"multi-ported":[18,38,57,89,136],"memory":[19,58,90,137],"architectures":[20],"for":[21,46],"are":[23,97,130],"paramount":[25],"importance.":[26],"achieve":[28],"high":[29],"speedup":[30],"by":[31],"exploiting":[32],"parallelism":[33],"computations,":[35],"which":[36],"requires":[37],"memories":[39,116,129],"provide":[41,71],"any":[42],"number":[43,74],"ports":[45],"simultaneous":[47],"and":[48,67,86,110,124],"multiple":[49],"read/write":[50],"(R/W)":[51],"operations.":[52],"Most":[53],"existing":[56,123],"designs":[59,138],"become":[60],"complex":[61],"due":[62],"extra":[65],"logic":[66],"routing":[68],"required":[69],"an":[72],"arbitrary":[73],"R/W":[76],"ports.":[77],"In":[78],"this":[79],"paper,":[80],"we":[81],"introduce":[82],"four":[83],"unique,":[84],"novel,":[85],"optimized":[87],"counter-based":[88],"architectures.":[91],"our":[93,115],"memories,":[94],"circular":[95],"paths":[96],"eliminated;":[98],"thus":[99],"significantly":[100],"reducing":[101],"design/routing":[103],"complexity,":[104],"while":[105],"enhancing":[106],"operating":[108],"frequency":[109],"area-efficiency.":[111],"As":[112],"a":[113],"result,":[114],"can":[117],"be":[118],"seamlessly":[119],"integrated":[120],"next-generation":[125],"FPGAs.":[126],"Our":[127],"proposed":[128],"evaluated":[131],"with":[132],"most":[134],"recent":[135],"literature.":[141]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}