{"id":"https://openalex.org/W2913639573","doi":"https://doi.org/10.1109/socc.2018.8618494","title":"Compact Modeling and Design of Magneto-Electric Transistor Devices and Circuits","display_name":"Compact Modeling and Design of Magneto-Electric Transistor Devices and Circuits","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2913639573","doi":"https://doi.org/10.1109/socc.2018.8618494","mag":"2913639573"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2018.8618494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052350660","display_name":"Navneet Sharma","orcid":"https://orcid.org/0000-0001-5709-6953"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"N. Sharma","raw_affiliation_strings":["University of Texas at Dallas, Richardson, TX, 75080","University of Texas at Dallas, Richardson, TX"],"affiliations":[{"raw_affiliation_string":"University of Texas at Dallas, Richardson, TX, 75080","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"University of Texas at Dallas, Richardson, TX","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082309472","display_name":"Christian Binek","orcid":"https://orcid.org/0000-0002-0026-0772"},"institutions":[{"id":"https://openalex.org/I114395901","display_name":"University of Nebraska\u2013Lincoln","ror":"https://ror.org/043mer456","country_code":"US","type":"education","lineage":["https://openalex.org/I114395901"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Binek","raw_affiliation_strings":["University of Nebraska, Lincoln, NE, 68588, USA","University of Nebraska, Lincoln, NE, USA"],"affiliations":[{"raw_affiliation_string":"University of Nebraska, Lincoln, NE, 68588, USA","institution_ids":["https://openalex.org/I114395901"]},{"raw_affiliation_string":"University of Nebraska, Lincoln, NE, USA","institution_ids":["https://openalex.org/I114395901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113851115","display_name":"Andrew Marshall","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Marshall","raw_affiliation_strings":["University of Texas at Dallas, Richardson, TX, 75080","University of Texas at Dallas, Richardson, TX"],"affiliations":[{"raw_affiliation_string":"University of Texas at Dallas, Richardson, TX, 75080","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"University of Texas at Dallas, Richardson, TX","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054953441","display_name":"F. Bird","orcid":"https://orcid.org/0000-0002-6966-9007"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. P. Bird","raw_affiliation_strings":["University at Buffalo, Buffalo, NY, 14260, USA","University at Buffalo, Buffalo, NY, USA"],"affiliations":[{"raw_affiliation_string":"University at Buffalo, Buffalo, NY, 14260, USA","institution_ids":["https://openalex.org/I63190737"]},{"raw_affiliation_string":"University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032354805","display_name":"P. A. Dowben","orcid":"https://orcid.org/0000-0002-2198-4710"},"institutions":[{"id":"https://openalex.org/I114395901","display_name":"University of Nebraska\u2013Lincoln","ror":"https://ror.org/043mer456","country_code":"US","type":"education","lineage":["https://openalex.org/I114395901"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. A. Dowben","raw_affiliation_strings":["University of Nebraska, Lincoln, NE, 68588, USA","University of Nebraska, Lincoln, NE, USA"],"affiliations":[{"raw_affiliation_string":"University of Nebraska, Lincoln, NE, 68588, USA","institution_ids":["https://openalex.org/I114395901"]},{"raw_affiliation_string":"University of Nebraska, Lincoln, NE, USA","institution_ids":["https://openalex.org/I114395901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061988528","display_name":"Dmitri E. Nikonov","orcid":"https://orcid.org/0000-0002-1436-1267"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Nikonov","raw_affiliation_strings":["Intel Corporation, California"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, California","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5052350660"],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":0.9596,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.7715572,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"146","last_page":"151"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.7146953344345093},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6522786021232605},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6155930161476135},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6098121404647827},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5716297626495361},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5666630864143372},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5651028156280518},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5499564409255981},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5493707656860352},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.498171329498291},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4831056594848633},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.45242440700531006},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.44463470578193665},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4383573532104492},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4259645342826843},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.4188324809074402},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3546445369720459},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.30584532022476196},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23896640539169312},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22253954410552979},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.11092188954353333}],"concepts":[{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.7146953344345093},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6522786021232605},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6155930161476135},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6098121404647827},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5716297626495361},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5666630864143372},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5651028156280518},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5499564409255981},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5493707656860352},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.498171329498291},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4831056594848633},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.45242440700531006},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.44463470578193665},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4383573532104492},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4259645342826843},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.4188324809074402},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3546445369720459},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.30584532022476196},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23896640539169312},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22253954410552979},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.11092188954353333}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2018.8618494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1829854968","https://openalex.org/W1978544541","https://openalex.org/W1990944189","https://openalex.org/W2010409480","https://openalex.org/W2023212843","https://openalex.org/W2040475153","https://openalex.org/W2040925094","https://openalex.org/W2057987048","https://openalex.org/W2078286721","https://openalex.org/W2105984388","https://openalex.org/W2168626011","https://openalex.org/W2177276833","https://openalex.org/W2212466271","https://openalex.org/W2258171898","https://openalex.org/W2263370075","https://openalex.org/W2314903085","https://openalex.org/W2323285744","https://openalex.org/W2344297297","https://openalex.org/W2351063818","https://openalex.org/W2484384108","https://openalex.org/W2554186862","https://openalex.org/W2558690574","https://openalex.org/W2577701774","https://openalex.org/W2584040479","https://openalex.org/W2615357662","https://openalex.org/W2782752406","https://openalex.org/W2793485837","https://openalex.org/W2963771263","https://openalex.org/W6721827882","https://openalex.org/W6730027138"],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W2580743037","https://openalex.org/W2108396794","https://openalex.org/W4324145463","https://openalex.org/W3126644827","https://openalex.org/W2539423522","https://openalex.org/W2100280798","https://openalex.org/W2291831650","https://openalex.org/W2747095814","https://openalex.org/W2182809268"],"abstract_inverted_index":{"A":[0],"Verilog-A":[1],"based":[2,20],"model":[3],"for":[4,54,142],"the":[5,42,69,81,101,148],"magneto-electric":[6,114],"field":[7],"effect":[8],"transistor":[9],"(MEFET)":[10],"device":[11,23,83],"is":[12,76],"implemented":[13],"and":[14,34,39,62,64,116,140],"a":[15,87,108],"variety":[16],"of":[17,80,138],"logic":[18,56,103,150],"functions":[19,85],"on":[21],"this":[22],"are":[24,28],"proposed.":[25],"These":[26,105],"models":[27],"used":[29,53],"to":[30,40,46,99],"capture":[31],"energy":[32,139],"consumption":[33],"delay":[35],"per":[36],"switching":[37,126],"event":[38],"benchmark":[41],"MEFET":[43,49,75,82],"with":[44],"respect":[45],"CMOS.":[47],"Single-source":[48],"devices":[50,106,133],"can":[51],"be":[52],"conventional":[55],"gates":[57],"like":[58,68,86],"NAND,":[59],"NOR,":[60],"inverter":[61],"buffer":[63],"more":[65,144],"complex":[66,145],"circuits":[67],"full":[70],"adder.":[71],"The":[72],"dual":[73],"source":[74],"an":[77],"enhanced":[78],"version":[79],"which":[84],"spin":[88],"multiplexer":[89],"(spin-MUXer).":[90],"Circuits":[91],"using":[92],"MEFETs":[93],"require":[94],"fewer":[95],"components":[96],"than":[97,147],"CMOS":[98],"generate":[100],"same":[102],"operation.":[104],"display":[107],"high":[109],"on-off":[110],"ratio.,":[111],"unlike":[112],"many":[113],"devices.,":[115],"they":[117],"operate":[118],"at":[119],"very":[120],"low":[121],"voltages.,":[122],"resulting":[123],"in":[124,136],"lower":[125],"energy.":[127],"Benchmarking":[128],"results":[129],"show":[130],"that":[131],"these":[132],"perform":[134],"better":[135],"terms":[137],"delay.,":[141],"implementing":[143],"functions.,":[146],"basic":[149],"gates.":[151]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}