{"id":"https://openalex.org/W2893090247","doi":"https://doi.org/10.1109/socc.2018.8618493","title":"A Content - Adapted FPGA Memory Architecture with Pattern Recognition Capability and Interval Compressing Technique","display_name":"A Content - Adapted FPGA Memory Architecture with Pattern Recognition Capability and Interval Compressing Technique","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2893090247","doi":"https://doi.org/10.1109/socc.2018.8618493","mag":"2893090247"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2018.8618493","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618493","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053259767","display_name":"Tanja Harbaum","orcid":"https://orcid.org/0000-0001-7310-567X"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Tanja Harbaum","raw_affiliation_strings":["Institute for Information Processing Technology (ITIV), Karlsruhe Institute of Technology (KIT)"],"affiliations":[{"raw_affiliation_string":"Institute for Information Processing Technology (ITIV), Karlsruhe Institute of Technology (KIT)","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113547242","display_name":"M. Balzer","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Matthias Balzer","raw_affiliation_strings":["Institut f\u00fcr Prozessdatenverarbeitung und Elektronik (IPE), Karlsruhe Institute of Technology (KIT)"],"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Prozessdatenverarbeitung und Elektronik (IPE), Karlsruhe Institute of Technology (KIT)","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101770641","display_name":"M. Weber","orcid":"https://orcid.org/0000-0002-3639-2267"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marc Weber","raw_affiliation_strings":["Institut f\u00fcr Prozessdatenverarbeitung und Elektronik (IPE), Karlsruhe Institute of Technology (KIT)"],"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Prozessdatenverarbeitung und Elektronik (IPE), Karlsruhe Institute of Technology (KIT)","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024739574","display_name":"J\u00fcrgen Becker","orcid":"https://orcid.org/0000-0002-5082-5487"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jurgen Becker","raw_affiliation_strings":["Institute for Information Processing Technology (ITIV), Karlsruhe Institute of Technology (KIT)"],"affiliations":[{"raw_affiliation_string":"Institute for Information Processing Technology (ITIV), Karlsruhe Institute of Technology (KIT)","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5053259767"],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":0.5049,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62319726,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"206","last_page":"212"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9789000153541565,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10400","display_name":"Network Security and Intrusion Detection","score":0.9595999717712402,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7420518398284912},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6541023850440979},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.611484169960022},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.5679635405540466},{"id":"https://openalex.org/keywords/upgrade","display_name":"Upgrade","score":0.5277315378189087},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5010552406311035},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.490579754114151},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.460073322057724},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.43413984775543213},{"id":"https://openalex.org/keywords/computer-data-storage","display_name":"Computer data storage","score":0.4163588285446167},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16539117693901062},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.12858855724334717}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7420518398284912},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6541023850440979},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.611484169960022},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.5679635405540466},{"id":"https://openalex.org/C2780615140","wikidata":"https://www.wikidata.org/wiki/Q920419","display_name":"Upgrade","level":2,"score":0.5277315378189087},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5010552406311035},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.490579754114151},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.460073322057724},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.43413984775543213},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.4163588285446167},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16539117693901062},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.12858855724334717},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2018.8618493","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618493","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"},{"id":"https://openalex.org/F4320338288","display_name":"Fermilab","ror":"https://ror.org/020hgte69"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1980073965","https://openalex.org/W1993767740","https://openalex.org/W1994795437","https://openalex.org/W2042986967","https://openalex.org/W2087216833","https://openalex.org/W2106378689","https://openalex.org/W2126655973","https://openalex.org/W2139935705","https://openalex.org/W2151512268","https://openalex.org/W2286484926","https://openalex.org/W2342204193","https://openalex.org/W2427881153","https://openalex.org/W2509006988","https://openalex.org/W2513508646","https://openalex.org/W2952931336","https://openalex.org/W4232091795"],"related_works":["https://openalex.org/W2368672678","https://openalex.org/W2370626080","https://openalex.org/W2965111880","https://openalex.org/W2100773763","https://openalex.org/W1556265168","https://openalex.org/W2547505432","https://openalex.org/W2181404029","https://openalex.org/W1980259227","https://openalex.org/W4281716957","https://openalex.org/W4206542211"],"abstract_inverted_index":{"Modern":[0],"high-energy":[1],"physics":[2],"experiments":[3],"such":[4],"as":[5],"the":[6,38,43,47,50,52,68,78,84,99,121,126,134,146,165,172,181,190,194,199,203],"Compact":[7],"Muon":[8],"Solenoid":[9],"experiment":[10],"at":[11],"CERN":[12],"produce":[13],"an":[14,117,142,150,155,213],"extraordinary":[15],"amount":[16,70,215],"of":[17,26,49,71,77,80,125,136,145,149,157,167,184,202,212,216],"data":[18,24,39,72,101,168,174],"every":[19],"25ns.":[20],"To":[21],"handle":[22,67],"a":[23,30,81,108,137,209],"rate":[25],"more":[27],"than":[28],"50Tbit/s":[29],"multi-level":[31],"trigger":[32,62],"system":[33,55,63],"is":[34,64,162],"required,":[35],"which":[36,119,161],"reduces":[37,180],"rate.":[40],"Due":[41],"to":[42,57,66,90,175],"increased":[44,214],"luminosity":[45],"after":[46,73],"Phase-II-Upgrade":[48],"LHC,":[51],"CMS":[53],"tracking":[54],"has":[56,89,128],"be":[58,91],"redesigned.":[59],"The":[60],"current":[61],"unable":[65],"resulting":[69],"this":[74,158],"upgrade.":[75],"Because":[76],"latency":[79],"few":[82],"microseconds":[83],"Level":[85],"1":[86],"Track":[87],"Trigger":[88],"implemented":[92],"in":[93],"hardware.":[94],"State-of-the-art":[95],"pattern":[96],"recognition":[97],"filter":[98],"incoming":[100],"by":[102],"template":[103],"matching":[104],"on":[105,116,164],"ASICs":[106],"with":[107],"content":[109,122,138,204],"addressable":[110,123,139,205],"memory":[111,124,140,206],"architecture.":[112],"A":[113],"first":[114],"implementation":[115],"FPGA,":[118],"replaces":[120],"ASIC,":[127],"been":[129],"developed.":[130],"This":[131,152],"design":[132,192],"combines":[133],"advantages":[135],"and":[141,170,178,186,207],"efficient":[143],"utilization":[144],"logics":[147],"elements":[148],"FPGA.":[151],"paper":[153],"presents":[154],"extension":[156],"FPGA":[159],"design,":[160],"based":[163],"idea":[166],"compression":[169],"assemble":[171],"stored":[173],"appropriate":[176],"packages":[177],"drastically":[179],"required":[182,200],"number":[183],"write":[185],"read":[187],"cycles.":[188],"Furthermore,":[189],"extended":[191],"meets":[193],"strong":[195],"timing":[196],"constraints,":[197],"possesses":[198],"properties":[201],"enabled":[208],"compressed":[210],"storage":[211],"data.":[217]},"counts_by_year":[{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}