{"id":"https://openalex.org/W2914843745","doi":"https://doi.org/10.1109/socc.2018.8618490","title":"Hardware Acceleration of HDR-Image Tone Mapping on an FPGA-CPU Platform Through High-Level Synthesis","display_name":"Hardware Acceleration of HDR-Image Tone Mapping on an FPGA-CPU Platform Through High-Level Synthesis","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2914843745","doi":"https://doi.org/10.1109/socc.2018.8618490","mag":"2914843745"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2018.8618490","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618490","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/256784","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060700384","display_name":"Mattia Cacciotti","orcid":"https://orcid.org/0000-0002-6038-7302"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Mattia Cacciotti","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Circuits Laboratory (ICLAB), Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Circuits Laboratory (ICLAB), Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073033950","display_name":"Vincent Camus","orcid":"https://orcid.org/0000-0003-4779-7742"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Vincent Camus","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Circuits Laboratory (ICLAB), Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Circuits Laboratory (ICLAB), Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090697759","display_name":"J\u00e9r\u00e9my Schlachter","orcid":"https://orcid.org/0000-0003-1483-3591"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Jeremy Schlachter","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Circuits Laboratory (ICLAB), Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Circuits Laboratory (ICLAB), Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058276055","display_name":"A. Pezzotta","orcid":"https://orcid.org/0000-0001-9494-9396"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Alessandro Pezzotta","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Circuits Laboratory (ICLAB), Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Circuits Laboratory (ICLAB), Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069058393","display_name":"Christian Enz","orcid":"https://orcid.org/0000-0002-9968-5278"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Christian Enz","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Circuits Laboratory (ICLAB), Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Integrated Circuits Laboratory (ICLAB), Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.1521,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.55368025,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"158","last_page":"162"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11019","display_name":"Image Enhancement Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11019","display_name":"Image Enhancement Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7981549501419067},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7928844690322876},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7841339111328125},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.6493788957595825},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5565657615661621},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5553035736083984},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5508853197097778},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5322088599205017},{"id":"https://openalex.org/keywords/tone-mapping","display_name":"Tone mapping","score":0.5235664248466492},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4791940152645111},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4645867645740509},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.43982255458831787},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.43908560276031494},{"id":"https://openalex.org/keywords/high-dynamic-range","display_name":"High dynamic range","score":0.26337379217147827},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.16702300310134888},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14152014255523682},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0894114077091217},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.08021864295005798},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.0732966959476471}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7981549501419067},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7928844690322876},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7841339111328125},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.6493788957595825},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5565657615661621},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5553035736083984},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5508853197097778},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5322088599205017},{"id":"https://openalex.org/C8641274","wikidata":"https://www.wikidata.org/wiki/Q1030958","display_name":"Tone mapping","level":4,"score":0.5235664248466492},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4791940152645111},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4645867645740509},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.43982255458831787},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.43908560276031494},{"id":"https://openalex.org/C2780056265","wikidata":"https://www.wikidata.org/wiki/Q106239881","display_name":"High dynamic range","level":3,"score":0.26337379217147827},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.16702300310134888},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14152014255523682},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0894114077091217},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.08021864295005798},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0732966959476471},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/socc.2018.8618490","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618490","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:256784","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/256784","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:256784","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/256784","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[{"id":"https://openalex.org/G5973038492","display_name":"AppRoximaTivE Flexible Circuits and Computing for IoT","funder_award_id":"ANR-15-CE25-0015","funder_id":"https://openalex.org/F4320320883","funder_display_name":"Agence Nationale de la Recherche"}],"funders":[{"id":"https://openalex.org/F4320320883","display_name":"Agence Nationale de la Recherche","ror":"https://ror.org/00rbzpz17"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W126295454","https://openalex.org/W1982146944","https://openalex.org/W2114770744","https://openalex.org/W2133156997","https://openalex.org/W2133665775","https://openalex.org/W2537759401","https://openalex.org/W2586832564","https://openalex.org/W2745832462","https://openalex.org/W2777917129","https://openalex.org/W2811397962","https://openalex.org/W4256629673"],"related_works":["https://openalex.org/W2595172197","https://openalex.org/W2084856301","https://openalex.org/W2127970246","https://openalex.org/W2885125400","https://openalex.org/W1001352512","https://openalex.org/W1989889224","https://openalex.org/W2342978393","https://openalex.org/W4399486446","https://openalex.org/W4383749428","https://openalex.org/W3080250604"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"the":[3,18,43,67,71,76],"hardware":[4],"acceleration":[5],"of":[6],"a":[7,31],"tone-mapping":[8],"algorithm":[9],"for":[10,30],"High-Dynamic-Range":[11],"image":[12],"processing":[13],"is":[14],"presented.":[15],"Starting":[16],"from":[17],"C++":[19],"source":[20],"code,":[21],"High-Level":[22],"Synthesis":[23],"has":[24],"been":[25,50],"performed":[26],"using":[27],"Xilinx":[28,32],"SDSoC":[29,47],"Zynq":[33],"SoC":[34],"device.":[35],"After":[36],"an":[37,57],"initial":[38],"code":[39],"optimization":[40],"to":[41,52,75],"improve":[42],"memory":[44],"access":[45],"bottleneck,":[46],"pragmas":[48],"have":[49,62],"introduced":[51],"boost":[53],"system":[54],"performance":[55],"through":[56],"increased":[58],"parallelism.":[59],"Preliminary":[60],"results":[61],"shown":[63],"significant":[64],"reductions":[65],"in":[66],"execution":[68],"time":[69],"and":[70],"energy":[72],"consumption":[73],"compared":[74],"conventional":[77],"software":[78],"implementation.":[79]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}