{"id":"https://openalex.org/W2911407321","doi":"https://doi.org/10.1109/socc.2018.8618487","title":"A High-Performance VLSI Architecture of the Present Cipher and its Implementations for SoCs","display_name":"A High-Performance VLSI Architecture of the Present Cipher and its Implementations for SoCs","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2911407321","doi":"https://doi.org/10.1109/socc.2018.8618487","mag":"2911407321"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2018.8618487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011088447","display_name":"Jai Gopal Pandey","orcid":"https://orcid.org/0000-0001-9937-7438"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]},{"id":"https://openalex.org/I99364266","display_name":"Academy of Scientific and Innovative Research","ror":"https://ror.org/053rcsq61","country_code":"IN","type":"education","lineage":["https://openalex.org/I99364266"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jai Gopal Pandey","raw_affiliation_strings":["Academy of Scientific & Innovative Research (AcSIR), CSIR-CEERI, Pilani, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Academy of Scientific & Innovative Research (AcSIR), CSIR-CEERI, Pilani, India","institution_ids":["https://openalex.org/I41763900","https://openalex.org/I99364266"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085038743","display_name":"Tarun Goel","orcid":null},"institutions":[{"id":"https://openalex.org/I114602248","display_name":"Bharat Electronics (India)","ror":"https://ror.org/00edfym28","country_code":"IN","type":"company","lineage":["https://openalex.org/I114602248"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Tarun Goel","raw_affiliation_strings":["Central Research Laboratory, Bharat Electronics Ltd., Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central Research Laboratory, Bharat Electronics Ltd., Bangalore, India","institution_ids":["https://openalex.org/I114602248"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038965855","display_name":"Mausam Nayak","orcid":null},"institutions":[{"id":"https://openalex.org/I102117144","display_name":"Banasthali University","ror":"https://ror.org/05ycegt40","country_code":"IN","type":"education","lineage":["https://openalex.org/I102117144"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mausam Nayak","raw_affiliation_strings":["Banasthali Vidyapith, Rajasthan, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Banasthali Vidyapith, Rajasthan, India","institution_ids":["https://openalex.org/I102117144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028339606","display_name":"Chhavi Mitharwal","orcid":null},"institutions":[{"id":"https://openalex.org/I102117144","display_name":"Banasthali University","ror":"https://ror.org/05ycegt40","country_code":"IN","type":"education","lineage":["https://openalex.org/I102117144"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chhavi Mitharwal","raw_affiliation_strings":["Banasthali Vidyapith, Rajasthan, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Banasthali Vidyapith, Rajasthan, India","institution_ids":["https://openalex.org/I102117144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009425247","display_name":"Abhijit Karmakar","orcid":"https://orcid.org/0000-0002-4681-1998"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]},{"id":"https://openalex.org/I99364266","display_name":"Academy of Scientific and Innovative Research","ror":"https://ror.org/053rcsq61","country_code":"IN","type":"education","lineage":["https://openalex.org/I99364266"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Abhijit Karmakar","raw_affiliation_strings":["Academy of Scientific & Innovative Research (AcSIR), CSIR-CEERI, Pilani, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Academy of Scientific & Innovative Research (AcSIR), CSIR-CEERI, Pilani, India","institution_ids":["https://openalex.org/I41763900","https://openalex.org/I99364266"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053636373","display_name":"R. S. Singh","orcid":"https://orcid.org/0000-0003-3268-7057"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]},{"id":"https://openalex.org/I99364266","display_name":"Academy of Scientific and Innovative Research","ror":"https://ror.org/053rcsq61","country_code":"IN","type":"education","lineage":["https://openalex.org/I99364266"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Raj Singh","raw_affiliation_strings":["Academy of Scientific & Innovative Research (AcSIR), CSIR-CEERI, Pilani, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Academy of Scientific & Innovative Research (AcSIR), CSIR-CEERI, Pilani, India","institution_ids":["https://openalex.org/I41763900","https://openalex.org/I99364266"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3395,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.63258906,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"96","last_page":"101"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.736580491065979},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7252035140991211},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6624280214309692},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6492666006088257},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5664031505584717},{"id":"https://openalex.org/keywords/block-cipher","display_name":"Block cipher","score":0.5477820634841919},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5194180011749268},{"id":"https://openalex.org/keywords/cipher","display_name":"Cipher","score":0.5125401020050049},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.5008394718170166},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.48809611797332764},{"id":"https://openalex.org/keywords/plaintext","display_name":"Plaintext","score":0.46311014890670776},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4288303554058075},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39642637968063354},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39171701669692993},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.23534995317459106},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.23454871773719788},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2338753342628479},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09064477682113647}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.736580491065979},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7252035140991211},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6624280214309692},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6492666006088257},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5664031505584717},{"id":"https://openalex.org/C106544461","wikidata":"https://www.wikidata.org/wiki/Q543151","display_name":"Block cipher","level":3,"score":0.5477820634841919},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5194180011749268},{"id":"https://openalex.org/C2780221543","wikidata":"https://www.wikidata.org/wiki/Q4681865","display_name":"Cipher","level":3,"score":0.5125401020050049},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.5008394718170166},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.48809611797332764},{"id":"https://openalex.org/C92717368","wikidata":"https://www.wikidata.org/wiki/Q1162538","display_name":"Plaintext","level":3,"score":0.46311014890670776},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4288303554058075},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39642637968063354},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39171701669692993},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.23534995317459106},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.23454871773719788},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2338753342628479},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09064477682113647},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2018.8618487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2018.8618487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5799999833106995,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320325255","display_name":"Ministry of Electronics and Information technology","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1640632633","https://openalex.org/W1894646615","https://openalex.org/W1971944600","https://openalex.org/W1987476244","https://openalex.org/W2029608738","https://openalex.org/W2038244154","https://openalex.org/W2139958505","https://openalex.org/W2416799949","https://openalex.org/W2505238313","https://openalex.org/W2540787045","https://openalex.org/W2580425382","https://openalex.org/W2608158105","https://openalex.org/W2743095234","https://openalex.org/W2780188282","https://openalex.org/W4241054193","https://openalex.org/W6639565960","https://openalex.org/W6647166234"],"related_works":["https://openalex.org/W3023559278","https://openalex.org/W2960355762","https://openalex.org/W2113646924","https://openalex.org/W1533792879","https://openalex.org/W3200867506","https://openalex.org/W1841707544","https://openalex.org/W2917292502","https://openalex.org/W4387233761","https://openalex.org/W2029891867","https://openalex.org/W2060045242"],"abstract_inverted_index":{"The":[0,57],"essence":[1],"of":[2,17,71,97,129,151],"internet-of-things":[3],"(IoT)":[4],"and":[5,15,40,49,64,74,94,108,161],"cyber-physical":[6],"systems":[7],"(CPS)":[8],"infrastructures":[9],"is":[10,59,102,110,132,155],"primarily":[11],"based":[12,60],"on":[13,61,79],"privacy":[14],"security":[16],"communicated":[18],"data.":[19],"In":[20,33,113],"these":[21],"resource-constrained":[22],"applications,":[23],"lightweight":[24],"cryptography":[25],"plays":[26],"a":[27,38,53],"vital":[28],"role":[29],"for":[30,44,69,139,147],"data":[31],"security.":[32],"this":[34],"paper,":[35],"we":[36],"propose":[37],"high-performance":[39],"power-efficient":[41],"VLSI":[42],"architecture":[43,58,121,131],"the":[45,119,130,152],"PRESENT":[46],"block":[47],"cipher":[48],"its":[50,140],"integration":[51],"in":[52,134],"system-on-chip":[54],"(SoC)":[55],"environment.":[56],"8-bit":[62],"datapath":[63],"requires":[65],"48":[66],"clock":[67,170],"cycles":[68],"processing":[70],"64-bit":[72],"plaintext":[73],"128-bit":[75],"key.":[76],"When":[77],"implemented":[78],"Xilinx":[80],"Virtex-5":[81],"xc5vlx50-1ff324":[82],"FPGA":[83],"device,":[84],"it":[85,162],"consumes":[86],"84":[87],"slices,":[88],"provides":[89,122],"379.78":[90],"MHz":[91,169],"maximum":[92],"frequency,":[93],"506.37":[95],"Mbps":[96],"throughput.":[98],"Dynamic":[99],"power":[100],"consumption":[101],"36.57":[103],"mW,":[104],"energy":[105],"57.95":[106],"nJ,":[107],"energy/bit":[109],"0.91":[111],"nJ/bit.":[112],"comparison":[114],"to":[115,167],"an":[116,126,143],"exiting":[117],"architecture,":[118],"proposed":[120],"improved":[123],"performance.":[124],"Further,":[125],"ASIC":[127,153],"implementation":[128,154],"done":[133],"SCL":[135],"180":[136],"nm":[137],"technology":[138],"usage":[141],"as":[142],"intellectual-property":[144],"(IP)":[145],"core":[146],"SoCs.":[148],"Gate":[149],"count":[150],"1785":[156],"GE,":[157],"area":[158],"1.55":[159],"mm2,":[160],"can":[163],"be":[164],"operated":[165],"up":[166],"448":[168],"frequency.":[171]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}