{"id":"https://openalex.org/W2777765937","doi":"https://doi.org/10.1109/socc.2017.8226071","title":"A graph based synthesis procedure for linear analog function","display_name":"A graph based synthesis procedure for linear analog function","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2777765937","doi":"https://doi.org/10.1109/socc.2017.8226071","mag":"2777765937"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2017.8226071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2017.8226071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045098175","display_name":"Mousumi Bhanja","orcid":"https://orcid.org/0000-0001-5312-6633"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mousumi Bhanja","raw_affiliation_strings":["Dept. of Electronics and Tele-Communication Engineering (ETC), IIEST, Shibpur, Howrah, West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Tele-Communication Engineering (ETC), IIEST, Shibpur, Howrah, West Bengal, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102103819","display_name":"Baidyanath Ray","orcid":null},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Baidyanath Ray","raw_affiliation_strings":["Dept. of Electronics and Tele-Communication Engineering (ETC), IIEST, Shibpur, Howrah, West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Tele-Communication Engineering (ETC), IIEST, Shibpur, Howrah, West Bengal, India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98365261"],"apc_list":null,"apc_paid":null,"fwci":0.1462,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.54558206,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"24","issue":null,"first_page":"328","last_page":"333"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5453194975852966},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4648410677909851},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32496803998947144},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.27568718791007996}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5453194975852966},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4648410677909851},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32496803998947144},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.27568718791007996}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2017.8226071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2017.8226071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1998752433","https://openalex.org/W2034021476","https://openalex.org/W2038078811","https://openalex.org/W2081780685","https://openalex.org/W2093890101","https://openalex.org/W2099549006","https://openalex.org/W2104794633","https://openalex.org/W2107577073","https://openalex.org/W2121456807","https://openalex.org/W2134150267","https://openalex.org/W2136284655","https://openalex.org/W2138149470","https://openalex.org/W2141776905","https://openalex.org/W2141958825","https://openalex.org/W2145183934","https://openalex.org/W2246439441","https://openalex.org/W2594853235","https://openalex.org/W4234256097","https://openalex.org/W6680324604"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857"],"abstract_inverted_index":{"This":[0,76],"paper":[1],"presents":[2],"a":[3,72,112,118],"graph":[4],"based":[5],"synthesis":[6,85],"procedure":[7,86],"for":[8],"reconfigurable":[9],"linear":[10,26],"analog":[11,90,120],"function.":[12],"A":[13],"n-level":[14],"weighted":[15],"binary":[16,31,66],"tree":[17,32,58,67],"structure":[18,114],"has":[19,33,68,78,104,144],"been":[20,69,79,105,145],"used":[21,106],"to":[22,71,81],"represent":[23],"nth":[24],"order":[25,41,47,100],"network.":[27],"Root":[28],"of":[29,39,123,129,140],"the":[30,57,83,95,124,130,133,141],"two":[34,137],"children":[35],"nodes":[36],"with":[37],"weights":[38],"first":[40,46],"lowpass":[42],"filter":[43,49,61],"(LPF)":[44],"and":[45,97,102],"highpass":[48],"(HPF).":[50],"Traversing":[51],"through":[52,147],"each":[53],"possible":[54],"path":[55],"in":[56],"implements":[59],"one":[60],"type.":[62],"The":[63,126],"level":[64],"2":[65],"transformed":[70],"hexagonal":[73,113,127],"closed":[74],"graph.":[75],"conversion":[77],"done":[80],"map":[82],"proposed":[84],"into":[87],"field":[88],"programmable":[89],"array":[91],"(FPAA),":[92],"which":[93],"demonstrates":[94],"reusuability":[96],"programmability.":[98],"First":[99],"LPF":[101],"HPF":[103],"as":[107,117],"basic":[108],"building":[109],"blocks,":[110],"whereas":[111],"is":[115],"denoted":[116],"configurable":[119],"block":[121],"(CAB)":[122],"FPAA.":[125,142],"topology":[128],"FPAA":[131],"gives":[132],"versatile":[134],"connectivity":[135],"between":[136],"adjacent":[138],"CABS":[139],"Performance":[143],"verified":[146],"SPICE":[148],"simulations.":[149]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}