{"id":"https://openalex.org/W2776926928","doi":"https://doi.org/10.1109/socc.2017.8226057","title":"Designing bio-inspired autonomous error-tolerant massively parallel computing architectures","display_name":"Designing bio-inspired autonomous error-tolerant massively parallel computing architectures","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2776926928","doi":"https://doi.org/10.1109/socc.2017.8226057","mag":"2776926928"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2017.8226057","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2017.8226057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020903138","display_name":"Lizheng Liu","orcid":"https://orcid.org/0000-0002-6554-2041"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lizheng Liu","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071243431","display_name":"Yi Jin","orcid":"https://orcid.org/0000-0003-4335-6691"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Jin","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100330523","display_name":"Yi Liu","orcid":"https://orcid.org/0000-0002-3954-6102"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Liu","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103281519","display_name":"Ning Ma","orcid":"https://orcid.org/0000-0002-7589-9749"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Ning Ma","raw_affiliation_strings":["Royal Institute of Technology, Stockholm, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Royal Institute of Technology, Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043039025","display_name":"Zhuo Zou","orcid":"https://orcid.org/0000-0002-8546-1329"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["CN","SE"],"is_corresponding":false,"raw_author_name":"Zhuo Zou","raw_affiliation_strings":["Fudan University, Shanghai, China","Royal Institute of Technology, Stockholm, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"Royal Institute of Technology, Stockholm, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101565820","display_name":"Li\u2010Rong Zheng","orcid":"https://orcid.org/0000-0001-9588-0239"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lirong Zheng","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"151","issue":null,"first_page":"274","last_page":"279"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8082289695739746},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.7584580183029175},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6394714117050171},{"id":"https://openalex.org/keywords/backup","display_name":"Backup","score":0.56074059009552},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5148183703422546},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5030352473258972},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.49313658475875854},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.48013707995414734},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.4519854784011841},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.424634724855423},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2908974587917328},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09373196959495544},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08452248573303223}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8082289695739746},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.7584580183029175},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6394714117050171},{"id":"https://openalex.org/C2780945871","wikidata":"https://www.wikidata.org/wiki/Q194274","display_name":"Backup","level":2,"score":0.56074059009552},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5148183703422546},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5030352473258972},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.49313658475875854},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.48013707995414734},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.4519854784011841},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.424634724855423},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2908974587917328},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09373196959495544},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08452248573303223},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2017.8226057","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2017.8226057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321885","display_name":"Science and Technology Commission of Shanghai Municipality","ror":"https://ror.org/03kt66j61"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W877864160","https://openalex.org/W1604973310","https://openalex.org/W1885641908","https://openalex.org/W1923192937","https://openalex.org/W1972827198","https://openalex.org/W1975482171","https://openalex.org/W2011837598","https://openalex.org/W2117357818","https://openalex.org/W2125979140","https://openalex.org/W2127283052","https://openalex.org/W2132721844","https://openalex.org/W2136668808","https://openalex.org/W2147801838","https://openalex.org/W2151039403","https://openalex.org/W2163627834","https://openalex.org/W2518248025","https://openalex.org/W2535363131","https://openalex.org/W6680079124","https://openalex.org/W6728989190"],"related_works":["https://openalex.org/W2955195711","https://openalex.org/W2354454611","https://openalex.org/W2993266126","https://openalex.org/W2392283887","https://openalex.org/W2351388597","https://openalex.org/W2939925694","https://openalex.org/W2829881200","https://openalex.org/W4241986464","https://openalex.org/W2184647741","https://openalex.org/W2116314988"],"abstract_inverted_index":{"The":[0,95,164],"scalable":[1,110],"and":[2,20,23,33,56,103,109,124,142,150],"massively":[3],"parallel":[4],"computing":[5],"systems":[6],"composed":[7],"of":[8,179],"many":[9],"processors,":[10],"which":[11],"are":[12,127],"connected":[13],"on":[14,38,106],"chips":[15],"that":[16,135],"will":[17],"become":[18],"more":[19,21],"complex":[22],"unreliable.":[24],"This":[25],"paper":[26,174],"presents":[27],"a":[28,107],"bio-inspired":[29],"error":[30,47,136,168],"tolerance":[31,93],"framework":[32],"three":[34],"design":[35],"principles":[36],"based":[37,105],"the":[39,80,85,130,140,144,161,173,176,180,186],"Autonomous":[40],"Error":[41],"Tolerant":[42],"(AET)":[43],"architecture.":[44],"A":[45,67],"nearby":[46],"perception":[48],"mechanism":[49,70],"is":[50,61,71,101,183],"carefully":[51],"designed":[52,102],"to":[53,63,83,90],"detect":[54,139],"faults":[55,141,158],"an":[57,75],"initiative":[58],"evolutions":[59],"strategy":[60],"studied":[62],"handle":[64],"unrecoverable":[65],"errors.":[66],"circuit":[68,97],"backup":[69],"proposed":[72,181],"for":[73,146],"generating":[74],"effective":[76],"way":[77],"by":[78],"setting":[79],"routing":[81,125],"rules":[82],"bypass":[84],"failed":[86],"link":[87],"or":[88,121],"node":[89],"achieve":[91],"fault":[92],"capabilities.":[94],"print":[96],"board":[98],"(PCB)":[99],"prototype":[100],"implemented":[104],"reconfigurable":[108],"control-centric":[111],"dual-core":[112],"embedded":[113],"processor":[114],"(ReSC).":[115],"Different":[116],"testing":[117],"programs":[118],"associating":[119],"fault-detection":[120],"self-backup":[122],"schemes":[123],"algorithms":[126],"explored":[128],"in":[129],"platform.":[131],"Experimental":[132],"results":[133],"show":[134],"perceptron":[137],"can":[138,166],"reassign":[143],"task":[145],"other":[147],"remaining":[148],"free":[149],"healthy":[151],"AET":[152,162],"cell":[153],"through":[154],"Network-on-chip":[155],"(NoC)":[156],"when":[157],"occur":[159],"at":[160],"cell.":[163],"system":[165],"complete":[167],"recovery":[169],"within":[170],"3":[171],"seconds,":[172],"shows":[175],"error-tolerant":[177],"capability":[178],"architecture":[182],"better":[184],"than":[185],"conventional":[187],"multi-modular":[188],"redundant":[189],"system.":[190]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}