{"id":"https://openalex.org/W2950598802","doi":"https://doi.org/10.1109/socc.2017.8226056","title":"FPGA-based CNN inference accelerator synthesized from multi-threaded C software","display_name":"FPGA-based CNN inference accelerator synthesized from multi-threaded C software","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2950598802","doi":"https://doi.org/10.1109/socc.2017.8226056","mag":"2950598802"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2017.8226056","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2017.8226056","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1807.10695","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100444282","display_name":"Jin Hee Kim","orcid":"https://orcid.org/0000-0003-1986-4012"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jin Hee Kim","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033542236","display_name":"Brett Grady","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Brett Grady","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111632198","display_name":"Ruolong Lian","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ruolong Lian","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004749337","display_name":"John Brothers","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"John Brothers","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jason H. Anderson","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":10.6176,"has_fulltext":false,"cited_by_count":51,"citation_normalized_percentile":{"value":0.99292784,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"268","last_page":"273"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8367921113967896},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7071369886398315},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6257684826850891},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5796365141868591},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.48616835474967957},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4738108217716217},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4518078565597534},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35919755697250366},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.25515803694725037},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2208123505115509}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8367921113967896},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7071369886398315},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6257684826850891},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5796365141868591},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.48616835474967957},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4738108217716217},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4518078565597534},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35919755697250366},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.25515803694725037},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2208123505115509}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/socc.2017.8226056","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2017.8226056","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:1807.10695","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1807.10695","pdf_url":"https://arxiv.org/pdf/1807.10695","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1807.10695","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1807.10695","pdf_url":"https://arxiv.org/pdf/1807.10695","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W1970032753","https://openalex.org/W2012627971","https://openalex.org/W2094756095","https://openalex.org/W2097117768","https://openalex.org/W2152839228","https://openalex.org/W2163605009","https://openalex.org/W2166029537","https://openalex.org/W2267635276","https://openalex.org/W2289252105","https://openalex.org/W2294282016","https://openalex.org/W2529546376","https://openalex.org/W2558481764","https://openalex.org/W2565125333","https://openalex.org/W2574797063","https://openalex.org/W2583383421","https://openalex.org/W2949390274","https://openalex.org/W2962835968","https://openalex.org/W2962987932","https://openalex.org/W2964299589","https://openalex.org/W3024621361","https://openalex.org/W3102169921","https://openalex.org/W4295262505","https://openalex.org/W6684191040","https://openalex.org/W6693397755","https://openalex.org/W6728313956","https://openalex.org/W6728699515"],"related_works":["https://openalex.org/W2427933582","https://openalex.org/W2612099726","https://openalex.org/W2531450434","https://openalex.org/W2160632767","https://openalex.org/W2158747600","https://openalex.org/W1991539482","https://openalex.org/W2288740281","https://openalex.org/W4230999561","https://openalex.org/W1595672120","https://openalex.org/W1991009705"],"abstract_inverted_index":{"A":[0,48],"deep-learning":[1],"inference":[2],"accelerator":[3,74],"is":[4,51,98],"synthesized":[5,62],"from":[6],"a":[7,79,87],"C-language":[8],"software":[9,15,43],"program":[10],"parallelized":[11],"with":[12,22,64],"Pthreads.":[13],"The":[14,29,73],"implementation":[16],"uses":[17],"the":[18,61],"well-known":[19],"producer/consumer":[20],"model":[21],"parallel":[23,39],"threads":[24,37],"interconnected":[25],"by":[26],"FIFO":[27],"queues.":[28],"LegUp":[30],"high-level":[31],"synthesis":[32],"(HLS)":[33],"[1]":[34],"tool":[35],"synthesizes":[36],"into":[38,45],"FPGA":[40],"hardware,":[41],"translating":[42],"parallelism":[44],"spatial":[46],"parallelism.":[47],"complete":[49],"system":[50],"generated":[52],"where":[53],"convolution,":[54],"pooling":[55],"and":[56,78],"padding":[57],"are":[58],"realized":[59],"in":[60,84],"accelerator,":[63],"remaining":[65],"tasks":[66],"executing":[67],"on":[68,96],"an":[69],"embedded":[70],"ARM":[71],"processor.":[72],"incorporates":[75],"reduced":[76],"precision,":[77],"novel":[80],"approach":[81],"for":[82],"zero-weight-skipping":[83],"convolution.":[85],"On":[86],"mid-sized":[88],"Intel":[89],"Arria":[90],"10":[91],"SoC":[92],"FPGA,":[93],"peak":[94],"performance":[95],"VGG-16":[97],"138":[99],"effective":[100],"GOPS.":[101]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":14},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2019-06-27T00:00:00"}