{"id":"https://openalex.org/W2776128433","doi":"https://doi.org/10.1109/socc.2017.8226035","title":"Selectable grained reconfigurable architecture (SGRA) and its design automation","display_name":"Selectable grained reconfigurable architecture (SGRA) and its design automation","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2776128433","doi":"https://doi.org/10.1109/socc.2017.8226035","mag":"2776128433"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2017.8226035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2017.8226035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007055578","display_name":"Ryosuke Koike","orcid":null},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryosuke Koike","raw_affiliation_strings":["Graduate School of Information Science and Engineering, Ritsumeikan University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science and Engineering, Ritsumeikan University","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065420215","display_name":"Takashi Imagawa","orcid":"https://orcid.org/0000-0002-1131-0800"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takashi Imagawa","raw_affiliation_strings":["College of Information Science and Engineering, Ritsumeikan University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Information Science and Engineering, Ritsumeikan University, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048293827","display_name":"R.Y. Omaki","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Roberto Yusi Omaki","raw_affiliation_strings":["Synthesis Division, Soliton Systems K.K., Esaka Soliton Building 8th Floor, Esaka-cho 1-12-38, Suita, Osaka, 564-0063 Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synthesis Division, Soliton Systems K.K., Esaka Soliton Building 8th Floor, Esaka-cho 1-12-38, Suita, Osaka, 564-0063 Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074384306","display_name":"Hiroyuki Ochi","orcid":"https://orcid.org/0000-0002-9075-6711"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroyuki Ochi","raw_affiliation_strings":["College of Information Science and Engineering, Ritsumeikan University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Information Science and Engineering, Ritsumeikan University, Japan","institution_ids":["https://openalex.org/I135768898"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17508366,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":"97","first_page":"196","last_page":"201"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7221980094909668},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.6371837854385376},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5822511911392212},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5228508114814758},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.519395649433136},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4811181426048279},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.47090744972229004},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.46911266446113586},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4543575048446655},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4429386258125305},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38339442014694214},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3255773186683655}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7221980094909668},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.6371837854385376},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5822511911392212},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5228508114814758},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.519395649433136},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4811181426048279},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.47090744972229004},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.46911266446113586},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4543575048446655},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4429386258125305},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38339442014694214},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3255773186683655},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/socc.2017.8226035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2017.8226035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},{"id":"mag:2685439955","is_oa":false,"landing_page_url":"https://www.ieice.org/ken/paper/20170619Qbu4/eng/","pdf_url":null,"source":{"id":"https://openalex.org/S4306512848","display_name":"IEICE Technical Report; IEICE Tech. Rep.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEICE Technical Report; IEICE Tech. Rep.","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2005917490","https://openalex.org/W2036592619","https://openalex.org/W2045617353","https://openalex.org/W2105011467","https://openalex.org/W2138383740","https://openalex.org/W2143803406","https://openalex.org/W2168493238","https://openalex.org/W2171549192","https://openalex.org/W2275304190","https://openalex.org/W4206262605"],"related_works":["https://openalex.org/W2180598069","https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W3146360095","https://openalex.org/W1518650219","https://openalex.org/W2167693349","https://openalex.org/W2390885485","https://openalex.org/W1919516409","https://openalex.org/W4240503776","https://openalex.org/W2046102945"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"describe":[4],"a":[5,38,48,99],"Selectable":[6],"Grained":[7,32],"Reconfigurable":[8,33],"Architecture":[9,34],"(SGRA)":[10],"in":[11,22,55,102],"which":[12,36],"each":[13],"Configurable":[14],"Logic":[15],"Block":[16],"can":[17],"be":[18],"configured":[19],"to":[20],"operate":[21],"either":[23],"fine-grained":[24],"or":[25],"coarse-grained":[26,44],"mode.":[27],"Compared":[28],"with":[29],"the":[30,56,69,87],"Mixed":[31],"(MGRA),":[35],"has":[37],"fixed":[39],"ratio":[40],"of":[41,60],"fine-":[42],"and":[43,47,58,67],"operation":[45],"blocks":[46],"heterogeneous":[49],"floorplan,":[50],"SGRA":[51,81,95],"offers":[52],"greater":[53],"flexibility":[54],"mapping":[57],"placement":[59],"functional":[61],"units,":[62],"thus":[63],"reducing":[64],"wasted":[65],"wiring":[66],"improving":[68],"critical":[70],"path":[71],"delay.":[72],"We":[73],"also":[74],"present":[75],"an":[76],"automated":[77],"design":[78],"flow":[79],"for":[80],"that":[82,94],"is":[83],"developed":[84],"by":[85],"customizing":[86],"Verilog-to-Routing":[88],"(VTR)":[89],"platform.":[90],"Experimental":[91],"results":[92],"demonstrate":[93],"achieves,":[96],"on":[97],"average,":[98],"13%":[100],"reduction":[101],"circuit":[103],"area":[104],"over":[105],"MGRA.":[106]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}