{"id":"https://openalex.org/W2613611945","doi":"https://doi.org/10.1109/socc.2017.8226010","title":"Automated, inter-macro channel space adjustment and optimization for faster design closure","display_name":"Automated, inter-macro channel space adjustment and optimization for faster design closure","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2613611945","doi":"https://doi.org/10.1109/socc.2017.8226010","mag":"2613611945"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2017.8226010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2017.8226010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014799551","display_name":"Praveen Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Praveen Kumar","raw_affiliation_strings":["Indraprastha Institute of Information Technology, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indraprastha Institute of Information Technology, New Delhi, India","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075302768","display_name":"Alexander Fell","orcid":"https://orcid.org/0000-0002-9955-2643"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Alexander Fell","raw_affiliation_strings":["Indraprastha Institute of Information Technology, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indraprastha Institute of Information Technology, New Delhi, India","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110668737","display_name":"Sachin Mathur","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sachin Mathur","raw_affiliation_strings":["ST Microelectronics, Greater Noida, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ST Microelectronics, Greater Noida, India","institution_ids":["https://openalex.org/I4210094169"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1462,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.49534577,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"41(vol 41)","issue":null,"first_page":"74","last_page":"79"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.8410165905952454},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6735002398490906},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.6679874658584595},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6001600027084351},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.569832980632782},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5207695364952087},{"id":"https://openalex.org/keywords/floor-plan","display_name":"Floor plan","score":0.48793336749076843},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.46532270312309265},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.46413084864616394},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.4639543890953064},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43745148181915283},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4277323782444},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.41908344626426697},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34576016664505005},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.33888089656829834},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.1939409077167511},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1844904124736786},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17969751358032227},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15546518564224243},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12801241874694824},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.10727033019065857},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.07968923449516296}],"concepts":[{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.8410165905952454},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6735002398490906},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.6679874658584595},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6001600027084351},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.569832980632782},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5207695364952087},{"id":"https://openalex.org/C61056293","wikidata":"https://www.wikidata.org/wiki/Q18965","display_name":"Floor plan","level":2,"score":0.48793336749076843},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.46532270312309265},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.46413084864616394},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.4639543890953064},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43745148181915283},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4277323782444},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.41908344626426697},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34576016664505005},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.33888089656829834},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.1939409077167511},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1844904124736786},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17969751358032227},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15546518564224243},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12801241874694824},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.10727033019065857},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.07968923449516296},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2017.8226010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2017.8226010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W567534301","https://openalex.org/W1922167881","https://openalex.org/W1966563007","https://openalex.org/W1969091636","https://openalex.org/W1969859981","https://openalex.org/W1987786682","https://openalex.org/W2120241884","https://openalex.org/W2153580689","https://openalex.org/W2157541699","https://openalex.org/W2170190930","https://openalex.org/W4249014856","https://openalex.org/W4302087205"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W4245336546","https://openalex.org/W2908947570","https://openalex.org/W2133012978","https://openalex.org/W2126983197","https://openalex.org/W2743305891","https://openalex.org/W2123076670","https://openalex.org/W4285297227","https://openalex.org/W2380223518"],"abstract_inverted_index":{"Achieving":[0],"optimal":[1],"floor-plans":[2],"during":[3],"the":[4,38,50,56,102,109,175,180],"physical":[5,51],"synthesis":[6,24],"flow":[7],"is":[8,89,94,163],"an":[9,63,147,150],"iterative":[10],"and":[11,15,30,76,82,130,138,158],"resource":[12],"intensive":[13],"process":[14],"its":[16],"quality":[17,31,110,169],"has":[18,60],"a":[19,92,125,156],"significant":[20],"impact":[21,103],"on":[22,108],"subsequent":[23],"stages":[25],"in":[26,42,49,55,62,154,161],"terms":[27],"of":[28,32,40,66,104,111,124,149,170,179],"runtime":[29],"results.":[33],"This":[34],"problem":[35],"intensifies":[36],"due":[37],"abundance":[39],"macros":[41,69,140],"advance":[43],"technology":[44],"nodes":[45],"which":[46,155],"poses":[47],"challenges":[48],"design":[52],"flow,":[53],"especially":[54],"floor-plan":[57],"stage.":[58],"It":[59],"resulted":[61],"excessive":[64],"number":[65],"channels":[67],"among":[68],"that":[70],"need":[71],"to":[72,174],"be":[73],"spaced":[74],"carefully":[75],"optimized":[77],"as":[78],"they":[79],"consume":[80],"placement":[81],"routing":[83],"resources.":[84],"The":[85,144],"work":[86],"presented":[87],"here":[88],"two-fold:":[90],"First,":[91],"tool":[93],"introduced":[95],"for":[96,120],"automatic":[97],"channel":[98,105,152],"space":[99,106],"adjustment.":[100],"Second,":[101],"minimization":[107],"results":[112,119,145],"along":[113],"with":[114,133,165],"runtimes":[115],"are":[116,142],"investigated.":[117],"Experimental":[118],"two":[121],"complex":[122],"partitions":[123],"taped":[126,176],"out":[127,177],"design,":[128],"Design-A":[129],"Design-B,":[131],"each":[132],"3M":[134],"instances":[135],"including":[136],"225":[137],"205":[139],"respectively,":[141],"presented.":[143],"indicate":[146],"existence":[148],"optimum":[151],"spacing":[153],"35%":[157],"124%":[159],"reduction":[160],"turn-around-time":[162],"observed":[164],"same":[166],"or":[167],"better":[168],"results,":[171],"when":[172],"compared":[173],"version":[178],"same.":[181]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}