{"id":"https://openalex.org/W2778155727","doi":"https://doi.org/10.1109/socc.2017.8226007","title":"Pin accessibility evaluating model for improving routability of VLSI designs","display_name":"Pin accessibility evaluating model for improving routability of VLSI designs","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2778155727","doi":"https://doi.org/10.1109/socc.2017.8226007","mag":"2778155727"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2017.8226007","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2017.8226007","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109301373","display_name":"Hongyan Su","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hong-Yan Su","raw_affiliation_strings":["Department of Computer Science, National Chiao Tung University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042142715","display_name":"Shinichi Nishizawa","orcid":"https://orcid.org/0000-0002-1172-7286"},"institutions":[{"id":"https://openalex.org/I72253084","display_name":"Saitama University","ror":"https://ror.org/02evnh647","country_code":"JP","type":"education","lineage":["https://openalex.org/I72253084"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinichi Nishizawa","raw_affiliation_strings":["Graduate School of Science and Engineering, Saitama University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Saitama University, Japan","institution_ids":["https://openalex.org/I72253084"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054122828","display_name":"Yan-Shiun Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yan-Shiun Wu","raw_affiliation_strings":["Department of Computer Science, National Chiao Tung University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107461620","display_name":"Jun Shiomi","orcid":"https://orcid.org/0000-0003-2733-9349"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Jun Shiomi","raw_affiliation_strings":["Department of Communications and Computer Engineering, Kyoto University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Communications and Computer Engineering, Kyoto University, Japan","institution_ids":["https://openalex.org/I22299242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034618339","display_name":"Yih-Lang Li","orcid":"https://orcid.org/0000-0002-6441-2392"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yih-Lang Li","raw_affiliation_strings":["Department of Computer Science, National Chiao Tung University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026865951","display_name":"Hidetoshi Onodera","orcid":"https://orcid.org/0000-0001-5198-0668"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hidetoshi Onodera","raw_affiliation_strings":["Department of Communications and Computer Engineering, Kyoto University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Communications and Computer Engineering, Kyoto University, Japan","institution_ids":["https://openalex.org/I22299242"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.21847655,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"56","last_page":"61"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7662642002105713},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6740117073059082},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.599016547203064},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.5328479409217834},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5312447547912598},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.524896502494812},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.4915564954280853},{"id":"https://openalex.org/keywords/boundary","display_name":"Boundary (topology)","score":0.4810662269592285},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43942150473594666},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.321674108505249},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24742305278778076},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15939444303512573},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08693832159042358}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7662642002105713},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6740117073059082},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.599016547203064},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5328479409217834},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5312447547912598},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.524896502494812},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.4915564954280853},{"id":"https://openalex.org/C62354387","wikidata":"https://www.wikidata.org/wiki/Q875399","display_name":"Boundary (topology)","level":2,"score":0.4810662269592285},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43942150473594666},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.321674108505249},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24742305278778076},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15939444303512573},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08693832159042358},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2017.8226007","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2017.8226007","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1978518297","https://openalex.org/W2007038177","https://openalex.org/W2020935379","https://openalex.org/W2032264883","https://openalex.org/W2040894443","https://openalex.org/W2072175262","https://openalex.org/W2119354760","https://openalex.org/W2124007645","https://openalex.org/W2142968870","https://openalex.org/W2163105316","https://openalex.org/W2300787261","https://openalex.org/W2508653151","https://openalex.org/W3145272032","https://openalex.org/W6652085578","https://openalex.org/W6697786511"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W61292821","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W4205718258","https://openalex.org/W1989674257","https://openalex.org/W2098218272","https://openalex.org/W2085308054","https://openalex.org/W1554938446"],"abstract_inverted_index":{"Pin":[0],"accessibility":[1,19,44,80],"influences":[2],"the":[3,9,24,40,46,65,83,90,108,116,128,135,147],"routability":[4],"of":[5,11,27,42,92,111,118,130,138],"a":[6,49,75,93,119],"design":[7],"at":[8],"stage":[10],"block/chip":[12],"assembling.":[13],"The":[14],"estimation":[15],"model":[16,77],"for":[17,78,133,140],"pin":[18,31,43,50,67,79,94,99],"in":[20],"previous":[21],"researches":[22],"counts":[23],"total":[25,136],"number":[26,137],"intersections":[28],"between":[29,48],"each":[30],"and":[32,51,55],"M2":[33],"routing":[34,117],"tracks.":[35],"It":[36],"does":[37],"not":[38],"consider":[39],"variation":[41],"as":[45],"spacing":[47],"its":[52],"neighboring":[53],"pins":[54],"metal":[56,142],"wires":[57],"changes.":[58],"Besides,":[59],"it":[60],"cannot":[61],"properly":[62],"deal":[63],"with":[64],"off-grid":[66],"access":[68,100],"neither.":[69],"In":[70,82],"this":[71],"paper,":[72],"we":[73],"propose":[74],"general":[76],"estimation.":[81,97],"model,":[84],"all":[85],"directions":[86],"to":[87,89,114,127],"connect":[88],"boundary":[91],"are":[95],"under":[96,146],"Off-grid":[98],"is":[101],"also":[102,144],"available.":[103],"Experimental":[104],"results":[105],"show":[106],"that":[107],"reduction":[109],"rate":[110],"minimum":[112],"area":[113,132,149],"complete":[115],"circuit":[120],"can":[121],"be":[122],"7.0%":[123],"on":[124],"average.":[125],"Due":[126],"diminishment":[129],"required":[131],"routing,":[134],"vias":[139],"higher":[141],"layer":[143],"decrease":[145],"same":[148],"constraint.":[150]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}