{"id":"https://openalex.org/W2609981963","doi":"https://doi.org/10.1109/socc.2016.7905506","title":"A fully parallel content addressable memory design using multi-bank structure","display_name":"A fully parallel content addressable memory design using multi-bank structure","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2609981963","doi":"https://doi.org/10.1109/socc.2016.7905506","mag":"2609981963"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2016.7905506","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2016.7905506","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 29th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007164230","display_name":"Shixiong Jiang","orcid":"https://orcid.org/0000-0001-9374-6458"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shixiong Jiang","raw_affiliation_strings":["Department of Computer Science and Engineering, University at Buffalo, Buffalo, New York"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University at Buffalo, Buffalo, New York","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102733726","display_name":"Vijayalakshmi Saravanan","orcid":"https://orcid.org/0000-0002-5033-9227"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vijayalakshmi Saravanan","raw_affiliation_strings":["Department of Computer Science and Engineering, University at Buffalo, Buffalo, New York"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University at Buffalo, Buffalo, New York","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112124434","display_name":"Pengzhan Yan","orcid":null},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pengzhan Yan","raw_affiliation_strings":["Department of Computer Science and Engineering, University at Buffalo, Buffalo, New York"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University at Buffalo, Buffalo, New York","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108456717","display_name":"Ramalingam Sridhar","orcid":null},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramalingam Sridhar","raw_affiliation_strings":["Department of Computer Science and Engineering, University at Buffalo, Buffalo, New York"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University at Buffalo, Buffalo, New York","institution_ids":["https://openalex.org/I63190737"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63190737"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.21215983,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"338","last_page":"343"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9537000060081482,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9472000002861023,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7848823070526123},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5691500306129456},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5598212480545044},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.5189854502677917},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5153924226760864},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.4992027282714844},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.49764707684516907},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45647743344306946},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4497062563896179},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4416097402572632},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.41899916529655457},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3527825176715851},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3431454598903656},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2166098654270172},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.13286036252975464},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10826322436332703},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.09404265880584717},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08116558194160461},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07534745335578918}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7848823070526123},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5691500306129456},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5598212480545044},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.5189854502677917},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5153924226760864},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.4992027282714844},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.49764707684516907},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45647743344306946},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4497062563896179},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4416097402572632},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.41899916529655457},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3527825176715851},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3431454598903656},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2166098654270172},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.13286036252975464},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10826322436332703},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.09404265880584717},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08116558194160461},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07534745335578918},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2016.7905506","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2016.7905506","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 29th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1595207279","https://openalex.org/W1982231668","https://openalex.org/W1987427088","https://openalex.org/W2000119008","https://openalex.org/W2043493229","https://openalex.org/W2055611966","https://openalex.org/W2062143991","https://openalex.org/W2102064395","https://openalex.org/W2103664004","https://openalex.org/W2106867391","https://openalex.org/W2110850401","https://openalex.org/W2119023272","https://openalex.org/W2149055332","https://openalex.org/W2149707809","https://openalex.org/W2151811992","https://openalex.org/W2167843126","https://openalex.org/W2289632169","https://openalex.org/W3103704822"],"related_works":["https://openalex.org/W2159099865","https://openalex.org/W1989420504","https://openalex.org/W2041845676","https://openalex.org/W2125477157","https://openalex.org/W4321273133","https://openalex.org/W1801289200","https://openalex.org/W2998256594","https://openalex.org/W1991689182","https://openalex.org/W2106040618","https://openalex.org/W2050720944"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"novel":[4],"technique":[5,18,64],"to":[6,20,66,91,108],"reduce":[7],"the":[8,22,46,55,68,98],"power":[9,47,95],"and":[10,58],"latency":[11],"in":[12,43,94],"content-addressable":[13],"memories":[14],"(CAMs).":[15],"The":[16,62],"first":[17],"is":[19,35,49,65],"discontinue":[21],"unnecessarily":[23],"subsequent":[24],"search-line":[25,39,59],"precharge":[26,60],"process":[27],"based":[28],"on":[29],"pipelined":[30],"matchline":[31],"searching":[32],"operation.":[33],"Speed":[34],"improved":[36],"significantly":[37,51],"since":[38],"registers":[40],"are":[41],"comparing":[42],"parallel.":[44],"Meanwhile,":[45],"consumption":[48],"also":[50],"reduced":[52],"by":[53,71],"disabling":[54],"subsequential":[56],"match-line":[57,74,78],"process.":[61],"second":[63],"improve":[67],"speed":[69],"further":[70],"implementing":[72],"split-path":[73],"circuit":[75],"into":[76],"each":[77],"segment.":[79],"Without":[80],"additional":[81],"complex":[82],"peripheral":[83],"circuits,":[84],"our":[85],"proposed":[86],"design":[87],"can":[88,103],"achieve":[89],"up":[90],"47.78%":[92],"reduction":[93],"consumption.":[96],"At":[97],"same":[99],"time,":[100],"95.4%":[101],"time":[102],"be":[104],"shrunk":[105],"as":[106],"compared":[107],"Conventional":[109],"NOR-type":[110],"Architecture":[111],"CAM":[112],"design.":[113]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}