{"id":"https://openalex.org/W2609241992","doi":"https://doi.org/10.1109/socc.2016.7905494","title":"Heterogeneous memory assembly exploration using a floorplan and interconnect aware framework","display_name":"Heterogeneous memory assembly exploration using a floorplan and interconnect aware framework","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2609241992","doi":"https://doi.org/10.1109/socc.2016.7905494","mag":"2609241992"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2016.7905494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2016.7905494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 29th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060514919","display_name":"Prakhar Raj Gupta","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prakhar Raj Gupta","raw_affiliation_strings":["Indian institute of Technology, Delhi"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian institute of Technology, Delhi","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087664170","display_name":"G. S. Visweswaran","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"G.S. Visweswaran","raw_affiliation_strings":["Indian institute of Technology, Delhi"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian institute of Technology, Delhi","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019597041","display_name":"Gaurav Narang","orcid":"https://orcid.org/0000-0001-9517-1280"},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Gaurav Narang","raw_affiliation_strings":["ST Microelectronics, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ST Microelectronics, India","institution_ids":["https://openalex.org/I4210094169"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063583051","display_name":"Anuj Grover","orcid":"https://orcid.org/0000-0002-6057-4984"},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anuj Grover","raw_affiliation_strings":["ST Microelectronics, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ST Microelectronics, India","institution_ids":["https://openalex.org/I4210094169"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.28202876,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"pp","issue":null,"first_page":"290","last_page":"295"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9351073503494263},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6981644630432129},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6480672955513},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5820363759994507},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33608734607696533},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33473533391952515},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0782380998134613}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9351073503494263},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6981644630432129},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6480672955513},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5820363759994507},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33608734607696533},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33473533391952515},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0782380998134613}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2016.7905494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2016.7905494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 29th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1918599267","https://openalex.org/W2099181383","https://openalex.org/W2105102111","https://openalex.org/W2127256196","https://openalex.org/W2136290163","https://openalex.org/W2142950782","https://openalex.org/W2146066753","https://openalex.org/W2292657149","https://openalex.org/W4230514636","https://openalex.org/W4234074216"],"related_works":["https://openalex.org/W2055008360","https://openalex.org/W2135118255","https://openalex.org/W1500063550","https://openalex.org/W215057456","https://openalex.org/W2106366463","https://openalex.org/W1535718467","https://openalex.org/W2165891825","https://openalex.org/W4239364405","https://openalex.org/W2261987718","https://openalex.org/W2983230882"],"abstract_inverted_index":{"Embedded":[0],"SRAM":[1,32,61,71,116],"based":[2,50],"memory":[3,22,39,65,96,128,139,150,170,174,205,217,234],"sub-systems":[4],"are":[5,24],"an":[6,29,114],"integral":[7],"part":[8],"of":[9,31,37,58,69,80,123,148,158,168,193,232,237],"SoCs":[10,19],"and":[11,34,78],"have":[12],"a":[13,48,56,64,146,214,230],"large":[14,121],"area":[15,222],"footprint":[16],"in":[17,144],"modern":[18],"today.":[20],"Huge":[21],"requirements":[23],"typically":[25],"met":[26],"by":[27,187,228],"using":[28,67,84,145,229],"array":[30],"instances":[33,40,235],"optimal":[35,95,115,138],"selection":[36],"these":[38,70],"becomes":[41],"imperative":[42],"for":[43,213],"SoC":[44,110],"designers.":[45],"We":[46,161],"propose":[47],"framework":[49,108,208],"on":[51,155],"the":[52,81,94,102,119,137,156,191],"following":[53],"approach:":[54],"pre-sort":[55],"list":[57],"most":[59],"suitable":[60],"instances;":[62,72],"create":[63],"assembly":[66,75,97],"one":[68],"calculate":[73],"total":[74],"area,":[76,196],"power":[77,198],"performance":[79,181],"resultant":[82],"sub-system":[83,206],"estimation":[85],"models;":[86],"iterate":[87],"through":[88,126],"this":[89,131,164],"process":[90],"to":[91,101,112,163,225],"find":[92],"out":[93],"possible":[98,125],"that":[99,136,212],"conforms":[100],"user-defined":[103],"PPA":[104],"criteria.":[105],"This":[106],"automated":[107],"assists":[109],"designers":[111],"select":[113],"instance":[117],"from":[118],"potentially":[120,177],"number":[122],"combinations":[124],"generic":[127],"compilers.":[129],"Through":[130,202],"paper,":[132],"we":[133,210,219],"also":[134],"demonstrate":[135,211],"solution":[140],"can":[141,176,184,220],"actually":[142],"lie":[143],"combination":[147,231],"distinct":[149],"instances,":[151],"their":[152],"characteristics":[153],"varying":[154],"type":[157],"optimization":[159],"desired.":[160],"refer":[162],"approach":[165,167],"as":[166],"heterogeneous":[169,173,233],"assemblies.":[171,239],"These":[172],"assemblies":[175],"achieve":[178,221],"even":[179],"better":[180],"than":[182],"what":[183],"be":[185,190],"achieved":[186],"homogeneity,":[188],"whatever":[189],"scope":[192],"optimization,":[194],"viz.":[195],"dynamic":[197],"or":[199],"leakage":[200],"optimization.":[201],"our":[203],"advanced":[204],"exploration":[207],"(MSSEF),":[209],"4":[215],"M-bit":[216],"requirement,":[218],"savings":[223],"up":[224],"11":[226],"%":[227],"instead":[236],"homogeneous":[238]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}