{"id":"https://openalex.org/W2607817993","doi":"https://doi.org/10.1109/socc.2016.7905480","title":"Standard cell library based layout characterization and power analysis for 10nm gate-all-around (GAA) transistors","display_name":"Standard cell library based layout characterization and power analysis for 10nm gate-all-around (GAA) transistors","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2607817993","doi":"https://doi.org/10.1109/socc.2016.7905480","mag":"2607817993"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2016.7905480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2016.7905480","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 29th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102977629","display_name":"Luhao Wang","orcid":"https://orcid.org/0000-0002-6673-0239"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Luhao Wang","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069335234","display_name":"Tiansong Cui","orcid":"https://orcid.org/0000-0002-4195-8181"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tiansong Cui","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065681916","display_name":"Shahin Nazarian","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shahin Nazarian","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100651386","display_name":"Yanzhi Wang","orcid":"https://orcid.org/0000-0002-8324-7425"},"institutions":[{"id":"https://openalex.org/I70983195","display_name":"Syracuse University","ror":"https://ror.org/025r5qe02","country_code":"US","type":"education","lineage":["https://openalex.org/I70983195"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yanzhi Wang","raw_affiliation_strings":["College of Engineering and Computer Science, Syracuse University, Syracuse, NY"],"affiliations":[{"raw_affiliation_string":"College of Engineering and Computer Science, Syracuse University, Syracuse, NY","institution_ids":["https://openalex.org/I70983195"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044650311","display_name":"Massoud Pedram","orcid":"https://orcid.org/0000-0002-2677-7307"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Massoud Pedram","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102977629"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.3675,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.68486572,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"253","last_page":"258"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11272","display_name":"Nanowire Synthesis and Applications","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7764326333999634},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6197987794876099},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5738726854324341},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.4969184696674347},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4693725109100342},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.45096734166145325},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4473096430301666},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.4153749346733093},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38569480180740356},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.3588147759437561},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.35280951857566833},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33464276790618896},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3316573202610016},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3291008770465851},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2239823341369629},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13726985454559326},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07358533143997192}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7764326333999634},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6197987794876099},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5738726854324341},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.4969184696674347},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4693725109100342},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.45096734166145325},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4473096430301666},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.4153749346733093},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38569480180740356},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.3588147759437561},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.35280951857566833},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33464276790618896},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3316573202610016},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3291008770465851},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2239823341369629},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13726985454559326},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07358533143997192},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2016.7905480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2016.7905480","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 29th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1490038213","https://openalex.org/W1590842594","https://openalex.org/W1905400797","https://openalex.org/W1936891079","https://openalex.org/W1971956183","https://openalex.org/W1974833918","https://openalex.org/W2022303122","https://openalex.org/W2030338488","https://openalex.org/W2039066560","https://openalex.org/W2049955736","https://openalex.org/W2051721756","https://openalex.org/W2071959909","https://openalex.org/W2085206436","https://openalex.org/W2097416349","https://openalex.org/W2106998413","https://openalex.org/W2107162855","https://openalex.org/W2128573740","https://openalex.org/W2133104286","https://openalex.org/W2135796905","https://openalex.org/W2135818056","https://openalex.org/W2147403594","https://openalex.org/W2147731882","https://openalex.org/W2152274223","https://openalex.org/W2157726871","https://openalex.org/W2162549746","https://openalex.org/W3144771626","https://openalex.org/W4234835973","https://openalex.org/W6635215854","https://openalex.org/W6684564406"],"related_works":["https://openalex.org/W3006681749","https://openalex.org/W2809889545","https://openalex.org/W1948588291","https://openalex.org/W3129152221","https://openalex.org/W2058461810","https://openalex.org/W2891188466","https://openalex.org/W2135286216","https://openalex.org/W1997318576","https://openalex.org/W3114249266","https://openalex.org/W2125414987"],"abstract_inverted_index":{"Gate-all-around":[0],"(GAA)":[1],"nanowire":[2],"transistor":[3,115,125],"is":[4],"promising":[5],"for":[6,37,63,156],"continuing":[7],"scaling":[8],"down":[9],"the":[10,20,26,34,52,86,112,122,145],"feature":[11],"size":[12],"of":[13,58,80,90,139,147],"transistors":[14,60],"beyond":[15],"sub-10nm":[16],"because":[17],"it":[18],"provides":[19],"gate":[21,39],"with":[22,104,132],"better":[23],"controllability":[24],"over":[25],"channel":[27],"by":[28,73],"wrapping":[29],"around.":[30],"In":[31],"this":[32],"paper,":[33],"device":[35],"model":[36],"10nm":[38,91],"length":[40],"conventional":[41],"GAA":[42,46,59],"(C-GAA)":[43],"and":[44,77,95,121,150],"junctionless":[45],"(JL-GAA)":[47],"are":[48,61,71,97,154],"extracted":[49],"based":[50],"on":[51,85],"TCAD":[53],"simulation.":[54],"The":[55,136],"layout":[56],"design":[57],"characterized":[62],"different":[64],"sizing":[65,75],"methods.":[66],"Liberty-formatted":[67],"standard":[68],"cell":[69],"libraries":[70],"constructed":[72],"appropriately":[74],"pull-up":[76],"pull-down":[78],"networks":[79],"each":[81],"logic":[82],"cell.":[83],"Based":[84],"library,":[87],"power":[88,129,137],"densities":[89],"technology":[92],"node":[93],"C-GAA":[94,114,124,134],"JL-GAA":[96,140,157],"analyzed":[98],"under":[99],"benchmark":[100],"circuits":[101,141],"in":[102],"comparing":[103,131],"7nm":[105],"FinFET":[106],"technology.":[107],"Experimental":[108],"results":[109],"show":[110],"that":[111],"vertical":[113],"can":[116,126,142],"achieve":[117],"28%":[118],"area":[119],"reduction":[120],"horizontal":[123],"reduce":[127],"29%":[128],"consumption":[130],"other":[133],"geometries.":[135],"density":[138],"reach":[143],"above":[144],"limit":[146],"air":[148],"cooling":[149],"thermal":[151],"management":[152],"techniques":[153],"needed":[155],"circuits.":[158]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}