{"id":"https://openalex.org/W2609336657","doi":"https://doi.org/10.1109/socc.2016.7905454","title":"An early global routing framework for uniform wire distribution in SoCs","display_name":"An early global routing framework for uniform wire distribution in SoCs","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2609336657","doi":"https://doi.org/10.1109/socc.2016.7905454","mag":"2609336657"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2016.7905454","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2016.7905454","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 29th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018201663","display_name":"Bapi Kar","orcid":"https://orcid.org/0000-0001-9140-0816"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]},{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Bapi Kar","raw_affiliation_strings":["Indian Institute of Technology Kharagpur, Kharagpur, INDIA","Indian Statistical Institute Kolkata, Kolkata, INDIA"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Kharagpur, Kharagpur, INDIA","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Indian Statistical Institute Kolkata, Kolkata, INDIA","institution_ids":["https://openalex.org/I6498739"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021904459","display_name":"Susmita Sur\u2010Kolay","orcid":"https://orcid.org/0000-0002-2052-3779"},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Susmita Sur-Kolay","raw_affiliation_strings":["Indian Statistical Institute Kolkata, Kolkata, INDIA"],"affiliations":[{"raw_affiliation_string":"Indian Statistical Institute Kolkata, Kolkata, INDIA","institution_ids":["https://openalex.org/I6498739"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027424392","display_name":"Chittaranjan Mandal","orcid":"https://orcid.org/0000-0002-5228-7002"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chittaranjan Mandal","raw_affiliation_strings":["Indian Institute of Technology Kharagpur, Kharagpur, INDIA"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Kharagpur, Kharagpur, INDIA","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5018201663"],"corresponding_institution_ids":["https://openalex.org/I145894827","https://openalex.org/I6498739"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.19277809,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"139","last_page":"144"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6583278179168701},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6390123963356018},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.6035587787628174},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.5694468021392822},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.5346663594245911},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5282232761383057},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.5180797576904297},{"id":"https://openalex.org/keywords/dynamic-source-routing","display_name":"Dynamic Source Routing","score":0.483352392911911},{"id":"https://openalex.org/keywords/destination-sequenced-distance-vector-routing","display_name":"Destination-Sequenced Distance Vector routing","score":0.4551111161708832},{"id":"https://openalex.org/keywords/steiner-tree-problem","display_name":"Steiner tree problem","score":0.4370886981487274},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4223175644874573},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3382549285888672},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.3230261206626892},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2602337598800659},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20470666885375977},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1957395374774933},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.1950281262397766},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10573434829711914},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.0983521044254303}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6583278179168701},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6390123963356018},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.6035587787628174},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.5694468021392822},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.5346663594245911},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5282232761383057},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.5180797576904297},{"id":"https://openalex.org/C9659607","wikidata":"https://www.wikidata.org/wiki/Q1268903","display_name":"Dynamic Source Routing","level":4,"score":0.483352392911911},{"id":"https://openalex.org/C29436982","wikidata":"https://www.wikidata.org/wiki/Q3700557","display_name":"Destination-Sequenced Distance Vector routing","level":5,"score":0.4551111161708832},{"id":"https://openalex.org/C76220878","wikidata":"https://www.wikidata.org/wiki/Q1764144","display_name":"Steiner tree problem","level":2,"score":0.4370886981487274},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4223175644874573},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3382549285888672},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.3230261206626892},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2602337598800659},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20470666885375977},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1957395374774933},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.1950281262397766},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10573434829711914},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.0983521044254303}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2016.7905454","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2016.7905454","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 29th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1537332224","https://openalex.org/W1603813963","https://openalex.org/W1951339626","https://openalex.org/W1990330574","https://openalex.org/W1999116995","https://openalex.org/W2011912079","https://openalex.org/W2016999260","https://openalex.org/W2041176678","https://openalex.org/W2051929933","https://openalex.org/W2096143172","https://openalex.org/W2096890327","https://openalex.org/W2103241566","https://openalex.org/W2108913694","https://openalex.org/W2114772983","https://openalex.org/W2122851474","https://openalex.org/W2123341443","https://openalex.org/W2133560740","https://openalex.org/W2151278468","https://openalex.org/W2153580689","https://openalex.org/W2155957882","https://openalex.org/W2160230920","https://openalex.org/W2165545669","https://openalex.org/W2166789938","https://openalex.org/W2168611993","https://openalex.org/W2170088633","https://openalex.org/W2175246050","https://openalex.org/W3142387955","https://openalex.org/W4233752431","https://openalex.org/W4243621528","https://openalex.org/W4246219036","https://openalex.org/W4247156909","https://openalex.org/W4247567994","https://openalex.org/W6636335383","https://openalex.org/W6654642314","https://openalex.org/W6675062116","https://openalex.org/W6676636679","https://openalex.org/W6678300669","https://openalex.org/W6684428986"],"related_works":["https://openalex.org/W2044826558","https://openalex.org/W3010631755","https://openalex.org/W2781601456","https://openalex.org/W2783276420","https://openalex.org/W2186482337","https://openalex.org/W2115502122","https://openalex.org/W4249576260","https://openalex.org/W2903073708","https://openalex.org/W2138401961","https://openalex.org/W2350308400"],"abstract_inverted_index":{"System-on-Chips":[0],"(SoC)":[1],"are":[2],"being":[3],"used":[4],"to":[5,38,74,155,195],"realize":[6],"multipurpose":[7],"devices":[8],"such":[9,87,207],"as":[10,208],"mobile":[11],"phones,":[12],"consumer":[13],"electronics":[14],"which":[15],"can":[16],"connect":[17],"over":[18],"the":[19,25,89,97,105,149,203],"internet.":[20],"The":[21,71],"design":[22,27,47,55],"process":[23],"including":[24],"physical":[26,46],"for":[28,53,82,113,139,166,193,202],"an":[29,78,156],"application":[30],"specific":[31],"SoC":[32,85],"has":[33],"become":[34],"more":[35],"complex":[36],"due":[37,154],"large":[39],"number":[40,142,150],"of":[41,104,132,143,151,169],"distinct":[42],"functional":[43],"modules.":[44],"Existing":[45],"flow":[48],"usually":[49],"needs":[50],"many":[51],"iterations":[52],"successful":[54],"closure.":[56],"In":[57],"this":[58],"paper,":[59],"we":[60],"propose":[61],"a":[62,83,108,114,120,129,140,167],"uniform":[63,163],"wire":[64,164],"distribution":[65,165],"driven":[66],"early":[67],"global":[68],"routing":[69,80,102,110,124,144,160,170,205],"framework.":[70],"goal":[72],"is":[73],"assist":[75],"in":[76,137,181,187],"obtaining":[77],"optimal":[79],"solution":[81,121],"given":[84,115,141],"floorplan":[86],"that":[88],"subsequent":[90],"stages":[91],"have":[92],"fewer":[93],"iterations.":[94],"Based":[95],"on":[96,173],"proposed":[98],"congestion":[99,138,183],"penalty,":[100],"hierarchical":[101],"order":[103],"nets":[106],"and":[107,134,162,191,213],"suitable":[109],"region":[111],"definition":[112],"floorplan,":[116],"our":[117],"method":[118],"finds":[119],"with":[122,184],"100%":[123],"completion,":[125],"total":[126],"wirelength":[127],"within":[128],"constant":[130],"bound":[131],"HPWL":[133],"no":[135],"overflow":[136],"layers.":[145,171],"We":[146],"also":[147,218],"estimate":[148],"vias":[152],"incurred":[153],"existing":[157],"minimal":[158],"bend":[159],"topology":[161],"set":[168],"Experiments":[172],"IBM":[174],"HB":[175],"floorplanning":[176],"benchmarks":[177],"yield":[178],"45%":[179],"improvement":[180],"average":[182],"marginal":[185],"increase":[186],"netlength,":[188],"via":[189],"count,":[190],"runtime":[192],"up":[194],"8":[196],"layer":[197],"HV":[198],"routing.":[199],"Congestion":[200],"statistics":[201],"critical":[204],"layers":[206],"M":[209,214],"<sub":[210,215],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[211,216],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">1</sub>":[212],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sub>":[217],"show":[219],"improvement.":[220]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}