{"id":"https://openalex.org/W2608173400","doi":"https://doi.org/10.1109/socc.2016.7905432","title":"A method to estimate effectiveness of weak bit test: Comparison of weak pMOS and WL boost based test - 28nm FDSOI implementation","display_name":"A method to estimate effectiveness of weak bit test: Comparison of weak pMOS and WL boost based test - 28nm FDSOI implementation","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2608173400","doi":"https://doi.org/10.1109/socc.2016.7905432","mag":"2608173400"},"language":"en","primary_location":{"id":"doi:10.1109/socc.2016.7905432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2016.7905432","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 29th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087871243","display_name":"Nidhi Batra","orcid":null},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nidhi Batra","raw_affiliation_strings":["Indraprastha Institute of Information Technology, Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indraprastha Institute of Information Technology, Delhi, India","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103747459","display_name":"Shashwat Kaushik","orcid":null},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shashwat Kaushik","raw_affiliation_strings":["Indraprastha Institute of Information Technology, Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indraprastha Institute of Information Technology, Delhi, India","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013420718","display_name":"Anil Kumar Gundu","orcid":"https://orcid.org/0000-0002-0519-8701"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anil Kumar Gundu","raw_affiliation_strings":["Indraprastha Institute of Information Technology, Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indraprastha Institute of Information Technology, Delhi, India","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089109424","display_name":"Mohammad Hashmi","orcid":"https://orcid.org/0000-0002-1772-588X"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mohammad S. Hashmi","raw_affiliation_strings":["Indraprastha Institute of Information Technology, Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indraprastha Institute of Information Technology, Delhi, India","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087664170","display_name":"G. S. Visweswaran","orcid":null},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"G.S. Visweswaran","raw_affiliation_strings":["Indraprastha Institute of Information Technology, Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indraprastha Institute of Information Technology, Delhi, India","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063583051","display_name":"Anuj Grover","orcid":"https://orcid.org/0000-0002-6057-4984"},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anuj Grover","raw_affiliation_strings":["STMicroelectronics, Greater Noida, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Greater Noida, India","institution_ids":["https://openalex.org/I4210094169"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.20529931,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"51"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7492581605911255},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5628202557563782},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4590519666671753},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4545447528362274},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4323290288448334},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.35390734672546387},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32138699293136597},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2953373193740845},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21051087975502014},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08631330728530884},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08207651972770691}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7492581605911255},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5628202557563782},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4590519666671753},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4545447528362274},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4323290288448334},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.35390734672546387},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32138699293136597},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2953373193740845},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21051087975502014},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08631330728530884},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08207651972770691},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/socc.2016.7905432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/socc.2016.7905432","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 29th IEEE International System-on-Chip Conference (SOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2007028265","https://openalex.org/W2151824694","https://openalex.org/W2169408323","https://openalex.org/W2288397308","https://openalex.org/W2383072918","https://openalex.org/W2541028278","https://openalex.org/W2761525981","https://openalex.org/W6729222084","https://openalex.org/W6743232183","https://openalex.org/W6744891468"],"related_works":["https://openalex.org/W2095795001","https://openalex.org/W2465290883","https://openalex.org/W4398784231","https://openalex.org/W4388836178","https://openalex.org/W2031972468","https://openalex.org/W1510452813","https://openalex.org/W2109746608","https://openalex.org/W2006330903","https://openalex.org/W2272535745","https://openalex.org/W2262823117"],"abstract_inverted_index":{"With":[0],"emerging":[1],"deep":[2],"submicron":[3],"technology,":[4],"device":[5],"variations":[6],"limit":[7],"the":[8,17,23,33,39,43,75,114,146],"SRAM":[9,24,130],"performance":[10],"and":[11,151],"yield.":[12],"Cell":[13],"stability":[14],"defined":[15],"by":[16],"Static":[18],"Noise":[19],"Margin":[20],"(SNM)":[21],"of":[22,29,45,52,90],"cell":[25],"among":[26],"other":[27],"figure":[28],"merits":[30],"(FOMs)":[31],"governs":[32],"yield":[34],"in":[35,38,78,104,131],"SRAMs.":[36],"Variations":[37],"scaled":[40],"SRAMs":[41,53,79],"increase":[42],"probability":[44],"cells":[46,60],"becoming":[47],"weak.":[48],"To":[49],"ensure":[50],"reliability":[51],"it":[54,153],"is":[55,142,154],"important":[56],"to":[57,73,82,98,156],"identify":[58],"such":[59],"post":[61],"fabrication.":[62],"In":[63],"this":[64],"work,":[65],"we":[66],"propose":[67],"a":[68,165],"correlation":[69],"based":[70],"test":[71,91,110,119,125,140,150],"methodology":[72,86],"detect":[74],"weak":[76,106,116,148,158,171],"bits":[77,107,159],"with":[80,120],"respect":[81],"SNM.":[83],"The":[84],"proposed":[85],"efficiently":[87],"measures":[88],"effectiveness":[89],"at":[92,108],"CAD":[93],"level.":[94],"It":[95],"enables":[96],"designer":[97],"compare":[99,113],"tests":[100],"for":[101,127,169],"their":[102],"accuracy":[103],"identifying":[105],"nominal":[109],"conditions.":[111],"We":[112,135,162],"traditional":[115],"pull-up":[117],"(PU)":[118],"Word":[121],"line":[122],"(WL)":[123],"boosting":[124],"technique":[126],"64":[128],"Mb":[129],"28nm":[132],"FDSOI":[133],"technology.":[134],"show":[136],"that":[137,152],"WL":[138,166],"boost":[139,167],"method":[141],"more":[143],"effective":[144],"than":[145],"conventional":[147],"PU":[149],"able":[155],"screen":[157],"beyond":[160],"6\u03c3.":[161],"also":[163],"presented":[164],"circuit":[168],"detecting":[170],"bits,":[172],"which":[173],"requires":[174],"minimal":[175],"design":[176],"complexity.":[177]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}
